blob: b47624ad3fd0c22f960501d705d78da95978e26f [file] [log] [blame]
Rob Herring73089ad2011-10-24 08:50:20 +00001/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Rob Herring73089ad2011-10-24 08:50:20 +00005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Rob Herring5ed6a3d2014-04-10 16:17:30 -050010#include <config_distro_defaults.h>
11
Rob Herringb184c732013-06-12 22:24:47 -050012#define CONFIG_SYS_DCACHE_OFF
Rob Herringb184c732013-06-12 22:24:47 -050013#define CONFIG_SYS_THUMB_BUILD
Rob Herring73089ad2011-10-24 08:50:20 +000014
Rob Herring73089ad2011-10-24 08:50:20 +000015#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
16
Rob Herring8ba859a2013-10-04 10:22:43 -050017#define CONFIG_SYS_TIMER_RATE (150000000/256)
18#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
19#define CONFIG_SYS_TIMER_COUNTS_DOWN
20
Rob Herring73089ad2011-10-24 08:50:20 +000021/*
22 * Size of malloc() pool
23 */
24#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
25
26#define CONFIG_PL011_SERIAL
27#define CONFIG_PL011_CLOCK 150000000
28#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
29#define CONFIG_CONS_INDEX 0
30
Rob Herringb184c732013-06-12 22:24:47 -050031#define CONFIG_BAUDRATE 115200
Rob Herring73089ad2011-10-24 08:50:20 +000032
Rob Herring02fe7852012-02-01 16:57:54 +000033#define CONFIG_BOOTCOUNT_LIMIT
Stefan Roese033848e2012-08-16 17:55:41 +000034#define CONFIG_SYS_BOOTCOUNT_SINGLEWORD
35#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
Rob Herring02fe7852012-02-01 16:57:54 +000036#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
37
Rob Herring73089ad2011-10-24 08:50:20 +000038#define CONFIG_MISC_INIT_R
Rob Herring83f66482013-08-24 10:10:54 -050039#define CONFIG_LIBATA
Rob Herring73089ad2011-10-24 08:50:20 +000040#define CONFIG_SCSI_AHCI
41#define CONFIG_SCSI_AHCI_PLAT
42#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
43#define CONFIG_SYS_SCSI_MAX_LUN 1
44#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
45 CONFIG_SYS_SCSI_MAX_LUN)
46
Rob Herring6fd09422011-12-15 11:15:50 +000047#define CONFIG_CALXEDA_XGMAC
48
Rob Herring73089ad2011-10-24 08:50:20 +000049/*
50 * Command line configuration.
51 */
Simon Glass8706b812016-05-01 11:36:02 -060052#define CONFIG_SCSI
Rob Herring73089ad2011-10-24 08:50:20 +000053
Rob Herringfd5700b2013-06-12 22:24:51 -050054#define CONFIG_BOOT_RETRY_TIME -1
55#define CONFIG_RESET_TO_RETRY
Stefan Roese83da3f12015-05-18 14:08:23 +020056
Rob Herring73089ad2011-10-24 08:50:20 +000057/*
58 * Miscellaneous configurable options
59 */
Rob Herringb184c732013-06-12 22:24:47 -050060#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Rob Herring73089ad2011-10-24 08:50:20 +000061#define CONFIG_SYS_MAXARGS 16 /* max number of cmd args */
62#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
Rob Herring73089ad2011-10-24 08:50:20 +000063/* Print Buffer Size */
64#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
65 sizeof(CONFIG_SYS_PROMPT)+16)
66
67#define CONFIG_SYS_LOAD_ADDR 0x800000
Rob Herringb184c732013-06-12 22:24:47 -050068#define CONFIG_SYS_64BIT_LBA
69
Rob Herring73089ad2011-10-24 08:50:20 +000070/*-----------------------------------------------------------------------
Rob Herring73089ad2011-10-24 08:50:20 +000071 * Physical Memory Map
Rob Herring0caae192015-06-21 00:29:55 +010072 * The DRAM is already setup, so do not touch the DT node later.
Rob Herring73089ad2011-10-24 08:50:20 +000073 */
Rob Herring0caae192015-06-21 00:29:55 +010074#define CONFIG_NR_DRAM_BANKS 0
Rob Herring73089ad2011-10-24 08:50:20 +000075#define PHYS_SDRAM_1_SIZE (4089 << 20)
76#define CONFIG_SYS_MEMTEST_START 0x100000
77#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
78
Jason Hobbs209432a2012-02-01 16:57:56 +000079/* Environment data setup
80*/
81#define CONFIG_ENV_IS_IN_NVRAM
82#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
83#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
84#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
85#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
Rob Herring73089ad2011-10-24 08:50:20 +000086
87#define CONFIG_SYS_SDRAM_BASE 0x00000000
Rob Herring847536a2012-02-01 16:57:53 +000088#define CONFIG_SYS_TEXT_BASE 0x00008000
Rob Herring73089ad2011-10-24 08:50:20 +000089#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
90#define CONFIG_SKIP_LOWLEVEL_INIT
91
92#endif