blob: c2655552f1c0c7d02df301dddacd88a3e050f9ab [file] [log] [blame]
Daniel Hellstrom5b059f72008-03-26 23:38:48 +01001/* Configuration header file for Gaisler GR-CPCI-AX2000
2 * AX board. Note that since the AX is removable the configuration
3 * for this board must be edited below.
4 *
5 * (C) Copyright 2003-2005
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
8 * (C) Copyright 2008
9 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
10 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020011 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010012 */
13
14#ifndef __CONFIG_H__
15#define __CONFIG_H__
16
17/*
18 * High Level Configuration Options
19 * (easy to change)
20 */
21
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010022#define CONFIG_CPCI_AX2000 1 /* ... on GR-CPCI-AX2000 board */
23
24#define CONFIG_LEON_RAM_SRAM 1
25#define CONFIG_LEON_RAM_SDRAM 2
26#define CONFIG_LEON_RAM_SDRAM_NOSRAM 3
27
28/* Select Memory to run from
29 *
30 * SRAM - UBoot is run in SRAM, SRAM-0x40000000, SDRAM-0x60000000
31 * SDRAM - UBoot is run in SDRAM, SRAM-0x40000000 and SDRAM-0x60000000
32 * SDRAM_NOSRAM - UBoot is run in SDRAM, SRAM not available, SDRAM at 0x40000000
33 *
34 * Note, if Linux is to be used, SDRAM or SDRAM_NOSRAM is required since
35 * it doesn't fit into the 4Mb SRAM.
36 *
37 * SRAM is default since it will work for all systems, however will not
38 * be able to boot linux.
39 */
40#define CONFIG_LEON_RAM_SELECT CONFIG_LEON_RAM_SRAM
41
42/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020043#define CONFIG_SYS_CLK_FREQ 20000000 /* 20MHz */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010044
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010045/*
46 * Serial console configuration
47 */
48#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020049#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010050
51/* Partitions */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010052
53/*
54 * Supported commands
55 */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010056#define CONFIG_CMD_REGINFO
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010057#define CONFIG_CMD_DIAG
58#define CONFIG_CMD_IRQ
59
60/*
61 * Autobooting
62 */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010063
64#define CONFIG_PREBOOT "echo;" \
65 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
66 "echo"
67
68#undef CONFIG_BOOTARGS
69
70#define CONFIG_EXTRA_ENV_SETTINGS_BASE \
71 "netdev=eth0\0" \
72 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
73 "nfsroot=${serverip}:${rootpath}\0" \
74 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
75 "addip=setenv bootargs ${bootargs} " \
76 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
77 ":${hostname}:${netdev}:off panic=1\0" \
78 "flash_nfs=run nfsargs addip;" \
79 "bootm ${kernel_addr}\0" \
80 "flash_self=run ramargs addip;" \
81 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000082 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstrom5b059f72008-03-26 23:38:48 +010083 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.206:192.168.0.20:192.168.0.1:255.255.255.0:ax2000:eth0\0"
84
85#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SRAM
86#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
87 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
88 "scratch=40200000\0" \
89 ""
90#elif CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM
91#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
92 "net_nfs=tftp 60000000 ${bootfile};run nfsargs addip;bootm\0" \
93 "scratch=60800000\0" \
94 ""
95#else
96/* More than 4Mb is assumed when running from SDRAM */
97#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
98 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
99 "scratch=40800000\0" \
100 ""
101#endif
102
103#define CONFIG_EXTRA_ENV_SETTINGS CONFIG_EXTRA_ENV_SETTINGS_BASE CONFIG_EXTRA_ENV_SETTINGS_SELECT
104
105#define CONFIG_NETMASK 255.255.255.0
106#define CONFIG_GATEWAYIP 192.168.0.1
107#define CONFIG_SERVERIP 192.168.0.20
108#define CONFIG_IPADDR 192.168.0.206
Joe Hershberger257ff782011-10-13 13:03:47 +0000109#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100110#define CONFIG_HOSTNAME ax2000
Joe Hershbergere4da2482011-10-13 13:03:48 +0000111#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100112
113#define CONFIG_BOOTCOMMAND "run flash_self"
114
115/* Memory MAP
116 *
117 * Flash:
118 * |--------------------------------|
119 * | 0x00000000 Text & Data & BSS | *
120 * | for Monitor | *
121 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
122 * | UNUSED / Growth | * 256kb
123 * |--------------------------------|
124 * | 0x00050000 Base custom area | *
125 * | kernel / FS | *
126 * | | * Rest of Flash
127 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
128 * | END-0x00008000 Environment | * 32kb
129 * |--------------------------------|
130 *
131 *
132 *
133 * Main Memory (4Mb SRAM or XMb SDRAM):
134 * |--------------------------------|
135 * | UNUSED / scratch area |
136 * | |
137 * | |
138 * | |
139 * | |
140 * |--------------------------------|
141 * | Monitor .Text / .DATA / .BSS | * 256kb
142 * | Relocated! | *
143 * |--------------------------------|
144 * | Monitor Malloc | * 128kb (contains relocated environment)
145 * |--------------------------------|
146 * | Monitor/kernel STACK | * 64kb
147 * |--------------------------------|
148 * | Page Table for MMU systems | * 2k
149 * |--------------------------------|
150 * | PROM Code accessed from Linux | * 6kb-128b
151 * |--------------------------------|
152 * | Global data (avail from kernel)| * 128b
153 * |--------------------------------|
154 *
155 */
156
157/*
158 * Flash configuration (8,16 or 32 MB)
159 * TEXT base always at 0xFFF00000
160 * ENV_ADDR always at 0xFFF40000
161 * FLASH_BASE at 0xFC000000 for 64 MB
162 * 0xFE000000 for 32 MB
163 * 0xFF000000 for 16 MB
164 * 0xFF800000 for 8 MB
165 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200166#define CONFIG_SYS_FLASH_BASE 0x00000000
167#define CONFIG_SYS_FLASH_SIZE 0x00800000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100168
169#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200170#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
171#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100172
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200173#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
174#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
175#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
176#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
177#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100178
179/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200180#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200181#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200182#define CONFIG_SYS_FLASH_CFI
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100183/* Bypass cache when reading regs from flash memory */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200184#define CONFIG_SYS_FLASH_CFI_BYPASS_READ
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100185/* Buffered writes (32byte/go) instead of single accesses */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200186#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100187
188/*
189 * Environment settings
190 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200191/*#define CONFIG_ENV_IS_NOWHERE 1*/
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200192#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200193/* CONFIG_ENV_ADDR need to be at sector boundary */
194#define CONFIG_ENV_SIZE 0x8000
195#define CONFIG_ENV_SECT_SIZE 0x20000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200196#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100197#define CONFIG_ENV_OVERWRITE 1
198
199/*
200 * Memory map
201 *
202 * Always 4Mb SRAM available
203 * SDRAM module may be available on 0x60000000, SDRAM
204 * is configured as if a 128Mb SDRAM module is available.
205 */
206
207#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200208#define CONFIG_SYS_SDRAM_BASE 0x40000000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100209#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200210#define CONFIG_SYS_SDRAM_BASE 0x60000000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100211#endif
212
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200213#define CONFIG_SYS_SDRAM_SIZE 0x08000000
214#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100215
216/* 4Mb SRAM available */
217#if CONFIG_LEON_RAM_SELECT != CONFIG_LEON_RAM_SDRAM_NOSRAM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200218#define CONFIG_SYS_SRAM_BASE 0x40000000
219#define CONFIG_SYS_SRAM_SIZE 0x400000
220#define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE+CONFIG_SYS_SRAM_SIZE)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100221#endif
222
223/* Select RAM used to run U-BOOT from... */
224#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SRAM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200225#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SRAM_BASE
226#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SRAM_SIZE
227#define CONFIG_SYS_RAM_END CONFIG_SYS_SRAM_END
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100228#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200229#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
230#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
231#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100232#endif
233
Wolfgang Denk0191e472010-10-26 14:34:52 +0200234#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100235
Wolfgang Denk0191e472010-10-26 14:34:52 +0200236#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200237#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100238
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200239#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
240#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100241
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200242#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200243#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
244# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100245#endif
246
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200247#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
248#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
249#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100250
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200251#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
252#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100253
254/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200255#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
256#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100257
258/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200259#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100260
261/*
262 * Ethernet configuration uses on board SMC91C111
263 */
Ben Warren0fd6aae2009-10-04 22:37:03 -0700264#define CONFIG_SMC91111 1
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100265#define CONFIG_SMC91111_BASE 0x20000300 /* chip select 3 */
266#define CONFIG_SMC_USE_32_BIT 1 /* 32 bit bus */
267#undef CONFIG_SMC_91111_EXT_PHY /* we use internal phy */
268/*#define CONFIG_SHOW_ACTIVITY*/
269#define CONFIG_NET_RETRY_COUNT 10 /* # of retries */
270
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100271#define CONFIG_PHY_ADDR 0x00
272
273/*
274 * Miscellaneous configurable options
275 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200276#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100277#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200278#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100279#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200280#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100281#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200282#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
283#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
284#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100285
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200286#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
287#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100288
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200289#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100290
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100291/*
292 * Various low-level settings
293 */
294
295/*-----------------------------------------------------------------------
296 * USB stuff
297 *-----------------------------------------------------------------------
298 */
299#define CONFIG_USB_CLOCK 0x0001BBBB
300#define CONFIG_USB_CONFIG 0x00005000
301
302/***** Gaisler GRLIB IP-Cores Config ********/
303
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200304#define CONFIG_SYS_GRLIB_SDRAM 0
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100305
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100306/* No SDRAM Configuration */
307#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
308
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100309/* See, GRLIB Docs (grip.pdf) on how to set up
310 * These the memory controller registers.
311 */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100312#define CONFIG_SYS_GRLIB_ESA_MCTRL1
313#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x10f800ff | (1<<11))
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100314#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100315#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100316#else
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100317#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82205260
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100318#endif
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100319#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x0809a000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100320
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100321/* GRLIB FT-MCTRL configuration */
322#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
323#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x10f800ff | (1<<11))
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100324#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100325#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100326#else
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100327#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82205260
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100328#endif
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100329#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x0809a000
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100330
331/* no DDR controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100332#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100333
334/* no DDR2 Controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100335#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100336
Daniel Hellstrom5b059f72008-03-26 23:38:48 +0100337/* default kernel command line */
338#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
339
340#endif /* __CONFIG_H */