blob: 774d3296ab29d957586abd61ca8a79c5aacd88ab [file] [log] [blame]
Sergey Kostanbaev68286762014-06-25 23:44:29 +04001/*
Bin Meng75574052016-02-05 19:30:11 -08002 * U-Boot - Configuration file for Cirrus Logic EDB93xx boards
Sergey Kostanbaev68286762014-06-25 23:44:29 +04003 */
4
5#ifndef __CONFIG_H
6#define __CONFIG_H
7
8#ifdef CONFIG_MK_edb9301
9#define CONFIG_EDB9301
10#elif defined(CONFIG_MK_edb9302)
11#define CONFIG_EDB9302
12#elif defined(CONFIG_MK_edb9302a)
13#define CONFIG_EDB9302A
14#elif defined(CONFIG_MK_edb9307)
15#define CONFIG_EDB9307
16#elif defined(CONFIG_MK_edb9307a)
17#define CONFIG_EDB9307A
18#elif defined(CONFIG_MK_edb9312)
19#define CONFIG_EDB9312
20#elif defined(CONFIG_MK_edb9315)
21#define CONFIG_EDB9315
22#elif defined(CONFIG_MK_edb9315a)
23#define CONFIG_EDB9315A
24#else
25#error "no board defined"
26#endif
27
28/* Initial environment and monitor configuration options. */
Sergey Kostanbaev68286762014-06-25 23:44:29 +040029#define CONFIG_CMDLINE_TAG 1
30#define CONFIG_INITRD_TAG 1
31#define CONFIG_SETUP_MEMORY_TAGS 1
32#define CONFIG_BOOTARGS "root=/dev/nfs console=ttyAM0,115200 ip=dhcp"
33#define CONFIG_BOOTFILE "edb93xx.img"
34
Sergey Kostanbaev68286762014-06-25 23:44:29 +040035#define CONFIG_SYS_LDSCRIPT "board/cirrus/edb93xx/u-boot.lds"
36
Sergey Kostanbaev68286762014-06-25 23:44:29 +040037#ifdef CONFIG_EDB9301
38#define CONFIG_EP9301
39#define CONFIG_MACH_TYPE MACH_TYPE_EDB9301
Sergey Kostanbaev68286762014-06-25 23:44:29 +040040#define CONFIG_ENV_SECT_SIZE 0x00020000
41#elif defined(CONFIG_EDB9302)
42#define CONFIG_EP9302
43#define CONFIG_MACH_TYPE MACH_TYPE_EDB9302
Sergey Kostanbaev68286762014-06-25 23:44:29 +040044#define CONFIG_ENV_SECT_SIZE 0x00020000
45#elif defined(CONFIG_EDB9302A)
46#define CONFIG_EP9302
47#define CONFIG_MACH_TYPE MACH_TYPE_EDB9302A
Sergey Kostanbaev68286762014-06-25 23:44:29 +040048#define CONFIG_ENV_SECT_SIZE 0x00020000
49#elif defined(CONFIG_EDB9307)
50#define CONFIG_EP9307
51#define CONFIG_MACH_TYPE MACH_TYPE_EDB9307
Sergey Kostanbaev68286762014-06-25 23:44:29 +040052#define CONFIG_ENV_SECT_SIZE 0x00040000
53#elif defined(CONFIG_EDB9307A)
54#define CONFIG_EP9307
55#define CONFIG_MACH_TYPE MACH_TYPE_EDB9307A
Sergey Kostanbaev68286762014-06-25 23:44:29 +040056#define CONFIG_ENV_SECT_SIZE 0x00020000
57#elif defined(CONFIG_EDB9312)
58#define CONFIG_EP9312
59#define CONFIG_MACH_TYPE MACH_TYPE_EDB9312
Sergey Kostanbaev68286762014-06-25 23:44:29 +040060#define CONFIG_ENV_SECT_SIZE 0x00040000
61#elif defined(CONFIG_EDB9315)
62#define CONFIG_EP9315
63#define CONFIG_MACH_TYPE MACH_TYPE_EDB9315
Sergey Kostanbaev68286762014-06-25 23:44:29 +040064#define CONFIG_ENV_SECT_SIZE 0x00040000
65#elif defined(CONFIG_EDB9315A)
66#define CONFIG_EP9315
67#define CONFIG_MACH_TYPE MACH_TYPE_EDB9315A
Sergey Kostanbaev68286762014-06-25 23:44:29 +040068#define CONFIG_ENV_SECT_SIZE 0x00020000
69#else
70#error "no board defined"
71#endif
72
73/* High-level configuration options */
Masahiro Yamada7a5b2922014-11-06 14:59:35 +090074#define CONFIG_EP93XX 1 /* This is a Cirrus Logic 93xx SoC */
Sergey Kostanbaev68286762014-06-25 23:44:29 +040075
76#define CONFIG_SYS_CLK_FREQ 14745600 /* EP93xx has a 14.7456 clock */
Sergey Kostanbaev68286762014-06-25 23:44:29 +040077#undef CONFIG_USE_IRQ /* Don't need IRQ/FIQ */
78
79/* Monitor configuration */
Sergey Kostanbaev68286762014-06-25 23:44:29 +040080#undef CONFIG_CMD_DATE
Sergey Kostanbaev68286762014-06-25 23:44:29 +040081#define CONFIG_CMD_JFFS2
82
83#define CONFIG_SYS_LONGHELP /* Enable "long" help in mon */
84#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
85/* Print buffer size */
86#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
87/* Boot argument buffer size */
88#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
89#define CONFIG_SYS_MAXARGS 16 /* Max number of command args */
90
91/* Serial port hardware configuration */
92#define CONFIG_PL010_SERIAL
93#define CONFIG_CONS_INDEX 0
94#define CONFIG_BAUDRATE 115200
95#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, \
96 115200, 230400}
97#define CONFIG_SYS_SERIAL0 0x808C0000
98#define CONFIG_SYS_SERIAL1 0x808D0000
99/*#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
100 (void *)CONFIG_SYS_SERIAL1} */
101
102#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0}
103
104/* Status LED */
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400105/* Optional value */
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400106
107/* Network hardware configuration */
108#define CONFIG_DRIVER_EP93XX_MAC
109#define CONFIG_MII_SUPPRESS_PREAMBLE
110#define CONFIG_MII
111#define CONFIG_PHY_ADDR 1
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400112#undef CONFIG_NETCONSOLE
113
114/* SDRAM configuration */
115#if defined(CONFIG_EDB9301) || defined(CONFIG_EDB9302) || \
116 defined(CONFIG_EDB9307) || defined CONFIG_EDB9312 || \
117 defined(CONFIG_EDB9315)
118/*
119 * EDB9301/2 has 4 banks of SDRAM consisting of 1x Samsung K4S561632E-TC75
120 * 256 Mbit SDRAM on a 16-bit data bus, for a total of 32MB of SDRAM. We set
121 * the SROMLL bit on the processor, resulting in this non-contiguous memory map.
122 *
123 * The EDB9307, EDB9312, and EDB9315 have 2 banks of SDRAM consisting of
124 * 2x Samsung K4S561632E-TC75 256 Mbit on a 32-bit data bus, for a total of
125 * 64 MB of SDRAM.
126 */
127
128#define CONFIG_EDB93XX_SDCS3
129
130#elif defined(CONFIG_EDB9302A) || \
131 defined(CONFIG_EDB9307A) || defined(CONFIG_EDB9315A)
132/*
133 * EDB9302a has 4 banks of SDRAM consisting of 1x Samsung K4S561632E-TC75
134 * 256 Mbit SDRAM on a 16-bit data bus, for a total of 32MB of SDRAM. We set
135 * the SROMLL bit on the processor, resulting in this non-contiguous memory map.
136 *
137 * The EDB9307A and EDB9315A have 2 banks of SDRAM consisting of 2x Samsung
138 * K4S561632E-TC75 256 Mbit on a 32-bit data bus, for a total of 64 MB of SDRAM.
139 */
140#define CONFIG_EDB93XX_SDCS0
141
142#else
143#error "no SDCS configuration for this board"
144#endif
145
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400146#if defined(CONFIG_EDB93XX_SDCS3)
147#define CONFIG_SYS_LOAD_ADDR 0x01000000 /* Default load address */
148#define PHYS_SDRAM_1 0x00000000
149#elif defined(CONFIG_EDB93XX_SDCS0)
150#define CONFIG_SYS_LOAD_ADDR 0xc1000000 /* Default load address */
151#define PHYS_SDRAM_1 0xc0000000
152#endif
153
154#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
155#define CONFIG_NR_DRAM_BANKS 8
156
157#define CONFIG_SYS_INIT_SP_ADDR \
158 (CONFIG_SYS_SDRAM_BASE + 32*1024 - GENERATED_GBL_DATA_SIZE)
159
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400160/* Must match kernel config */
161#define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
162
163/* Run-time memory allocatons */
164#define CONFIG_SYS_GBL_DATA_SIZE 128
165#define CONFIG_STACKSIZE (128 * 1024)
166
167#if defined(CONFIG_USE_IRQ)
168#define CONFIG_STACKSIZE_IRQ (4 * 1024)
169#define CONFIG_STACKSIZE_FIQ (4 * 1024)
170#endif
171
172#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
173
174/* -----------------------------------------------------------------------------
175 * FLASH and environment organization
176 *
177 * The EDB9301, EDB9302(a), EDB9307a, EDB9315a have 1 bank of flash memory at
178 * 0x60000000 consisting of 1x Intel TE28F128J3C-150 128 Mbit flash on a 16-bit
179 * data bus, for a total of 16 MB of CFI-compatible flash.
180 *
181 * The EDB9307, EDB9312, and EDB9315 have 1 bank of flash memory at
182 * 0x60000000 consisting of 2x Micron MT28F128J3-12 128 Mbit flash on a 32-bit
183 * data bus, for a total of 32 MB of CFI-compatible flash.
184 *
185 *
186 * EDB9301/02(a)7a/15a EDB9307/12/15
187 * 0x60000000 - 0x0003FFFF u-boot u-boot
188 * 0x60040000 - 0x0005FFFF environment #1 environment #1
189 * 0x60060000 - 0x0007FFFF environment #2 environment #1 (continued)
190 * 0x60080000 - 0x0009FFFF unused environment #2
191 * 0x600A0000 - 0x000BFFFF unused environment #2 (continued)
192 * 0x600C0000 - 0x00FFFFFF unused unused
193 * 0x61000000 - 0x01FFFFFF not present unused
194 */
195#define CONFIG_SYS_FLASH_CFI
196#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
197
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400198#define CONFIG_SYS_FLASH_PROTECTION
199#define CONFIG_FLASH_CFI_DRIVER
200#define CONFIG_SYS_MAX_FLASH_BANKS 1
201#define CONFIG_SYS_MAX_FLASH_SECT (256+8)
202
203#define CONFIG_SYS_TEXT_BASE 0x60000000
204#define PHYS_FLASH_1 CONFIG_SYS_TEXT_BASE
205#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_TEXT_BASE
206
207#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
208#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
209
210#define CONFIG_ENV_OVERWRITE /* Vendor params unprotected */
211#define CONFIG_ENV_IS_IN_FLASH
212
213#define CONFIG_ENV_ADDR 0x60040000
214#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
215
216#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
217#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
218
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400219#define CONFIG_USB_OHCI_NEW
220#define CONFIG_USB_OHCI_EP93XX
221#define CONFIG_SYS_USB_OHCI_CPU_INIT
222#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
223#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ep93xx-ohci"
224#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x80020000
225
Sergey Kostanbaev68286762014-06-25 23:44:29 +0400226/* Define to disable flash configuration*/
227/* #define CONFIG_EP93XX_NO_FLASH_CFG */
228
229/* Define this for indusrial rated chips */
230/* #define CONFIG_EDB93XX_INDUSTRIAL */
231
232#endif /* !defined (__CONFIG_H) */