blob: 228cb552cb3fa0897ebbfd16648d344bcefd91ee [file] [log] [blame]
Vladimir Barinov8c946272015-07-20 20:49:59 +03001/*
2 * include/configs/stout.h
3 * This file is Stout board configuration.
4 *
5 * Copyright (C) 2015 Renesas Electronics Europe GmbH
6 * Copyright (C) 2015 Renesas Electronics Corporation
7 * Copyright (C) 2015 Cogent Embedded, Inc.
8 *
9 * SPDX-License-Identifier: GPL-2.0
10 */
11
12#ifndef __STOUT_H
13#define __STOUT_H
14
15#undef DEBUG
Nobuhiro Iwamatsu7c112732015-10-10 05:58:28 +090016#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Stout"
Vladimir Barinov8c946272015-07-20 20:49:59 +030017
18#include "rcar-gen2-common.h"
19
Marek Vasut3320a222018-04-12 15:23:46 +020020#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
21#define STACK_AREA_SIZE 0x00100000
22#define LOW_LEVEL_MERAM_STACK \
Vladimir Barinov8c946272015-07-20 20:49:59 +030023 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
24
25/* MEMORY */
26#define RCAR_GEN2_SDRAM_BASE 0x40000000
27#define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024)
28#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
29
30/* SCIF */
Vladimir Barinov8c946272015-07-20 20:49:59 +030031#define CONFIG_SCIF_A
32
33/* SPI */
34#define CONFIG_SPI
Vladimir Barinov8c946272015-07-20 20:49:59 +030035#define CONFIG_SPI_FLASH_QUAD
Vladimir Barinov8c946272015-07-20 20:49:59 +030036
37/* SH Ether */
Vladimir Barinov8c946272015-07-20 20:49:59 +030038#define CONFIG_SH_ETHER_USE_PORT 0
39#define CONFIG_SH_ETHER_PHY_ADDR 0x1
40#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
Vladimir Barinov8c946272015-07-20 20:49:59 +030041#define CONFIG_SH_ETHER_CACHE_WRITEBACK
42#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Marek Vasut3320a222018-04-12 15:23:46 +020043#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Vladimir Barinov8c946272015-07-20 20:49:59 +030044#define CONFIG_BITBANGMII
45#define CONFIG_BITBANGMII_MULTI
46
Vladimir Barinov8c946272015-07-20 20:49:59 +030047/* Board Clock */
48#define RMOBILE_XTAL_CLK 20000000u
49#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
Marek Vasut3320a222018-04-12 15:23:46 +020050#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Vladimir Barinov8c946272015-07-20 20:49:59 +030051
52#define CONFIG_SYS_TMU_CLK_DIV 4
53
Marek Vasut3320a222018-04-12 15:23:46 +020054#define CONFIG_EXTRA_ENV_SETTINGS \
55 "fdt_high=0xffffffff\0" \
56 "initrd_high=0xffffffff\0"
Vladimir Barinov8c946272015-07-20 20:49:59 +030057
Marek Vasut3320a222018-04-12 15:23:46 +020058/* SPL support */
Marek Vasut9da67e32018-04-13 23:13:00 +020059#define CONFIG_SPL_TEXT_BASE 0xe6300000
Marek Vasut3320a222018-04-12 15:23:46 +020060#define CONFIG_SPL_STACK 0xe6340000
Marek Vasut9da67e32018-04-13 23:13:00 +020061#define CONFIG_SPL_MAX_SIZE 0x4000
Marek Vasut3320a222018-04-12 15:23:46 +020062#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x140000
Marek Vasut9da67e32018-04-13 23:13:00 +020063#ifdef CONFIG_SPL_BUILD
Marek Vasut3320a222018-04-12 15:23:46 +020064#define CONFIG_CONS_SCIFA0
65#define CONFIG_SH_SCIF_CLK_FREQ 52000000
66#endif
Vladimir Barinov8c946272015-07-20 20:49:59 +030067
68#endif /* __STOUT_H */