blob: 3f9a3bc100be5387777ce1b8e8748ecafd0ec588 [file] [log] [blame]
Peng Fanaeb9c062018-11-20 10:20:00 +00001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2018 NXP
4 */
5
6#ifndef __IMX8M_EVK_H
7#define __IMX8M_EVK_H
8
9#include <linux/sizes.h>
Simon Glassfb64e362020-05-10 11:40:09 -060010#include <linux/stringify.h>
Peng Fanaeb9c062018-11-20 10:20:00 +000011#include <asm/arch/imx-regs.h>
12
Peng Fan7be67ce2020-07-28 17:28:57 +080013#define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
14
Peng Fanaeb9c062018-11-20 10:20:00 +000015#define CONFIG_SPL_MAX_SIZE (124 * 1024)
16#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
17#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
18#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300
Peng Fanaeb9c062018-11-20 10:20:00 +000019
20#ifdef CONFIG_SPL_BUILD
21/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
22#define CONFIG_SPL_WATCHDOG_SUPPORT
23#define CONFIG_SPL_DRIVERS_MISC_SUPPORT
24#define CONFIG_SPL_POWER_SUPPORT
25#define CONFIG_SPL_I2C_SUPPORT
26#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds"
27#define CONFIG_SPL_STACK 0x187FF0
28#define CONFIG_SPL_LIBCOMMON_SUPPORT
29#define CONFIG_SPL_LIBGENERIC_SUPPORT
30#define CONFIG_SPL_GPIO_SUPPORT
31#define CONFIG_SPL_MMC_SUPPORT
32#define CONFIG_SPL_BSS_START_ADDR 0x00180000
33#define CONFIG_SPL_BSS_MAX_SIZE 0x2000 /* 8 KB */
34#define CONFIG_SYS_SPL_MALLOC_START 0x42200000
35#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 /* 512 KB */
36#define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
Peng Fanaeb9c062018-11-20 10:20:00 +000037
38/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
39#define CONFIG_MALLOC_F_ADDR 0x182000
40/* For RAW image gives a error info not panic */
41#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
42
43#undef CONFIG_DM_MMC
44#undef CONFIG_DM_PMIC
45#undef CONFIG_DM_PMIC_PFUZE100
46
47#define CONFIG_SYS_I2C
48#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
49#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
50#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
51
52#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
53
54#define CONFIG_POWER
55#define CONFIG_POWER_I2C
56#define CONFIG_POWER_PFUZE100
57#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
58#endif
59
60#define CONFIG_REMAKE_ELF
61
Peng Fanaeb9c062018-11-20 10:20:00 +000062/* ENET Config */
63/* ENET1 */
64#if defined(CONFIG_CMD_NET)
Peng Fanaeb9c062018-11-20 10:20:00 +000065#define CONFIG_MII
66#define CONFIG_ETHPRIME "FEC"
67
68#define CONFIG_FEC_MXC
69#define CONFIG_FEC_XCV_TYPE RGMII
70#define CONFIG_FEC_MXC_PHYADDR 0
71#define FEC_QUIRK_ENET_MAC
72
73#define CONFIG_PHY_GIGE
74#define IMX_FEC_BASE 0x30BE0000
Peng Fanaeb9c062018-11-20 10:20:00 +000075#endif
76
77#define CONFIG_MFG_ENV_SETTINGS \
78 "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
79 "rdinit=/linuxrc " \
80 "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
81 "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
82 "g_mass_storage.iSerialNumber=\"\" "\
83 "clk_ignore_unused "\
84 "\0" \
85 "initrd_addr=0x43800000\0" \
Peng Fanaeb9c062018-11-20 10:20:00 +000086 "bootcmd_mfg=run mfgtool_args;booti ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
87/* Initial environment variables */
88#define CONFIG_EXTRA_ENV_SETTINGS \
89 CONFIG_MFG_ENV_SETTINGS \
90 "script=boot.scr\0" \
91 "image=Image\0" \
Fabio Estevam21b135a2019-12-11 14:31:03 -030092 "console=ttymxc0,115200\0" \
Peng Fanaeb9c062018-11-20 10:20:00 +000093 "fdt_addr=0x43000000\0" \
Peng Fanaeb9c062018-11-20 10:20:00 +000094 "boot_fdt=try\0" \
Patrick Wildt02548cf2019-10-14 13:19:00 +020095 "fdt_file=imx8mq-evk.dtb\0" \
Peng Fanaeb9c062018-11-20 10:20:00 +000096 "initrd_addr=0x43800000\0" \
Grygorii Tertychnyi4d7cbe52020-08-21 15:39:43 +020097 "bootm_size=0x10000000\0" \
Peng Fanaeb9c062018-11-20 10:20:00 +000098 "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
99 "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
100 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
101 "mmcautodetect=yes\0" \
102 "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \
103 "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
104 "bootscript=echo Running bootscript from mmc ...; " \
105 "source\0" \
106 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
107 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
108 "mmcboot=echo Booting from mmc ...; " \
109 "run mmcargs; " \
110 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
111 "if run loadfdt; then " \
112 "booti ${loadaddr} - ${fdt_addr}; " \
113 "else " \
114 "echo WARN: Cannot load the DT; " \
115 "fi; " \
116 "else " \
117 "echo wait for boot; " \
118 "fi;\0" \
119 "netargs=setenv bootargs console=${console} " \
120 "root=/dev/nfs " \
121 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
122 "netboot=echo Booting from net ...; " \
123 "run netargs; " \
124 "if test ${ip_dyn} = yes; then " \
125 "setenv get_cmd dhcp; " \
126 "else " \
127 "setenv get_cmd tftp; " \
128 "fi; " \
129 "${get_cmd} ${loadaddr} ${image}; " \
130 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
131 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
132 "booti ${loadaddr} - ${fdt_addr}; " \
133 "else " \
134 "echo WARN: Cannot load the DT; " \
135 "fi; " \
136 "else " \
137 "booti; " \
138 "fi;\0"
139
140#define CONFIG_BOOTCOMMAND \
141 "mmc dev ${mmcdev}; if mmc rescan; then " \
142 "if run loadbootscript; then " \
143 "run bootscript; " \
144 "else " \
145 "if run loadimage; then " \
146 "run mmcboot; " \
147 "else run netboot; " \
148 "fi; " \
149 "fi; " \
150 "else booti ${loadaddr} - ${fdt_addr}; fi"
151
152/* Link Definitions */
153#define CONFIG_LOADADDR 0x40480000
154
155#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
156
157#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
158#define CONFIG_SYS_INIT_RAM_SIZE 0x80000
159#define CONFIG_SYS_INIT_SP_OFFSET \
160 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
161#define CONFIG_SYS_INIT_SP_ADDR \
162 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
163
Peng Fanaeb9c062018-11-20 10:20:00 +0000164#define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
165
166/* Size of malloc() pool */
167#define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (2 * 1024)) * 1024)
168
169#define CONFIG_SYS_SDRAM_BASE 0x40000000
170#define PHYS_SDRAM 0x40000000
171#define PHYS_SDRAM_SIZE 0xC0000000 /* 3GB DDR */
172
Peng Fanaeb9c062018-11-20 10:20:00 +0000173#define CONFIG_MXC_UART_BASE UART1_BASE_ADDR
174
175/* Monitor Command Prompt */
176#undef CONFIG_SYS_PROMPT
177#define CONFIG_SYS_PROMPT "u-boot=> "
178#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
179#define CONFIG_SYS_CBSIZE 1024
180#define CONFIG_SYS_MAXARGS 64
181#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
182#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
183 sizeof(CONFIG_SYS_PROMPT) + 16)
184
185#define CONFIG_IMX_BOOTAUX
186
Peng Fanaeb9c062018-11-20 10:20:00 +0000187#define CONFIG_SYS_FSL_USDHC_NUM 2
188#define CONFIG_SYS_FSL_ESDHC_ADDR 0
189
Peng Fanaeb9c062018-11-20 10:20:00 +0000190#define CONFIG_SYS_MMC_IMG_LOAD_PART 1
191
192#define CONFIG_MXC_GPIO
193
Peng Fanaeb9c062018-11-20 10:20:00 +0000194/* I2C Configs */
195#define CONFIG_SYS_I2C_SPEED 100000
196
197#define CONFIG_OF_SYSTEM_SETUP
198
199#ifndef CONFIG_SPL_BUILD
200#define CONFIG_DM_PMIC
201#endif
202
203#endif