Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 9b8899dbe7af9b76a0e0b798f10a17a2e43f72ac / . / arch / powerpc / cpu / mpc83xx / u-boot.lds
blob: 2f4b9ad557e650118067f953299730486c4007ff [file] [log] [blame]
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]1/*
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]2 * (C) Copyright 2006-2010
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(powerpc)
25SECTIONS
26{
27 /* Read-only sections, merged into text segment: */
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]28 .text :
29 {
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]30 arch/powerpc/cpu/mpc83xx/start.o (.text*)
31 *(.text*)
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]32 . = ALIGN(16);
Trent Piepho4438e5e2009-02-18 15:22:05 -0800[diff] [blame]33 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]34 }
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]35
36 /* Read-write section, merged into data segment: */
37 . = (. + 0x0FFF) & 0xFFFFF000;
38 _erotext = .;
39 PROVIDE (erotext = .);
40 .reloc :
41 {
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]42 _GOT2_TABLE_ = .;
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]43 KEEP(*(.got2))
Joakim Tjernlund42126a62010-12-03 17:30:37 +0100[diff] [blame]44 KEEP(*(.got))
45 PROVIDE(_GLOBAL_OFFSET_TABLE_ = . + 4);
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]46 _FIXUP_TABLE_ = .;
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]47 KEEP(*(.fixup))
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]48 }
Joakim Tjernlund42126a62010-12-03 17:30:37 +0100[diff] [blame]49 __got2_entries = ((_GLOBAL_OFFSET_TABLE_ - _GOT2_TABLE_) >> 2) - 1;
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]50 __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
51
52 .data :
53 {
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]54 *(.data*)
55 *(.sdata*)
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]56 }
57 _edata = .;
58 PROVIDE (edata = .);
59
60 . = .;
61 __u_boot_cmd_start = .;
62 .u_boot_cmd : { *(.u_boot_cmd) }
63 __u_boot_cmd_end = .;
64
65
66 . = .;
67 __start___ex_table = .;
68 __ex_table : { *(__ex_table) }
69 __stop___ex_table = .;
70
71 . = ALIGN(4096);
72 __init_begin = .;
73 .text.init : { *(.text.init) }
74 .data.init : { *(.data.init) }
75 . = ALIGN(4096);
76 __init_end = .;
77
78 __bss_start = .;
Wolfgang Denk828a9782008-01-12 20:31:39 +0100[diff] [blame]79 .bss (NOLOAD) :
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]80 {
Wolfgang Denk4a702a12010-11-25 12:15:34 +0100[diff] [blame]81 *(.bss*)
82 *(.sbss*)
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]83 *(COMMON)
Selvamuthukumard2454ba2008-10-16 22:54:03 +0530[diff] [blame]84 . = ALIGN(4);
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]85 }
Po-Yu Chuangcedbf4b2011-03-01 22:59:59 +0000[diff] [blame]86 __bss_end__ = . ;
Grant Likely349053b2007-07-03 00:33:18 -0600[diff] [blame]87 PROVIDE (end = .);
88}
89ENTRY(_start)