Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 9b53833fdeaacc19c4263f3a2a7b371ac8f86887 / . / configs / Ampe_A76_defconfig
blob: 5020724aa819482e8750058d555627bebd507a02 [file] [log] [blame]
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
Simon Glass9b538332016-09-12 23:18:40 -0600[diff] [blame^]3CONFIG_SPL_I2C_SUPPORT=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]4CONFIG_MACH_SUN5I=y
5CONFIG_DRAM_CLK=432
Paul Kocialkowskib46db622015-03-29 11:19:43 +0200[diff] [blame]6CONFIG_MMC0_CD_PIN="PG0"
Paul Kocialkowski9a3f9512015-02-02 23:04:08 +0100[diff] [blame]7CONFIG_USB0_VBUS_PIN="PG12"
Paul Kocialkowskib46db622015-03-29 11:19:43 +0200[diff] [blame]8CONFIG_USB0_VBUS_DET="PG1"
Hans de Goede7ef74962015-08-25 14:19:06 +0200[diff] [blame]9CONFIG_USB0_ID_DET="PG2"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]10CONFIG_AXP_GPIO=y
Hans de Goedee161ba42015-08-06 13:06:50 +0200[diff] [blame]11# CONFIG_VIDEO_HDMI is not set
Paul Kocialkowski9a3f9512015-02-02 23:04:08 +0100[diff] [blame]12CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:45,ri:82,up:22,lo:22,hs:1,vs:1,sync:3,vmode:0"
13CONFIG_VIDEO_LCD_POWER="AXP0-0"
14CONFIG_VIDEO_LCD_BL_EN="AXP0-1"
15CONFIG_VIDEO_LCD_BL_PWM="PB2"
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]16CONFIG_DEFAULT_DEVICE_TREE="sun5i-a13-ampe-a76"
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]17# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Hans de Goede70ce2c82015-09-30 15:12:30 +0200[diff] [blame]18CONFIG_SYS_EXTRA_OPTIONS="CONS_INDEX=2"
Simon Glassffe19762016-09-12 23:18:22 -0600[diff] [blame]19CONFIG_SPL=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]20# CONFIG_CMD_IMLS is not set
21# CONFIG_CMD_FLASH is not set
22# CONFIG_CMD_FPGA is not set
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]23CONFIG_USB_MUSB_HOST=y