blob: 438b5a63386fd0338e2cd4504fa8c485ce7fc187 [file] [log] [blame]
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +05301/*
2 * Copyright 2016 Freescale Semiconductor, Inc.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef __LS1012ARDB_H__
8#define __LS1012ARDB_H__
9
10#include "ls1012a_common.h"
11
Shengzhou Liucb7fb122016-08-26 18:30:39 +080012/* DDR */
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053013#define CONFIG_DIMM_SLOTS_PER_CTLR 1
14#define CONFIG_CHIP_SELECTS_PER_CTRL 1
15#define CONFIG_NR_DRAM_BANKS 2
16#define CONFIG_SYS_SDRAM_SIZE 0x40000000
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053017#define CONFIG_CMD_MEMINFO
18#define CONFIG_CMD_MEMTEST
19#define CONFIG_SYS_MEMTEST_START 0x80000000
20#define CONFIG_SYS_MEMTEST_END 0x9fffffff
21
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053022
23/*
24 * I2C IO expander
25 */
26
Yangbo Lu2786f902017-12-08 15:35:35 +080027#define I2C_MUX_IO_ADDR 0x24
28#define I2C_MUX_IO_0 0
29#define I2C_MUX_IO_1 1
30#define SW_BOOT_MASK 0x03
31#define SW_BOOT_EMU 0x02
32#define SW_BOOT_BANK1 0x00
33#define SW_BOOT_BANK2 0x01
34#define SW_REV_MASK 0xF8
35#define SW_REV_A 0xF8
36#define SW_REV_B 0xF0
Yangbo Lu13acb0d2017-12-08 15:35:36 +080037#define SW_REV_C 0xE8
38#define SW_REV_C1 0xE0
39#define SW_REV_C2 0xD8
40#define SW_REV_D 0xD0
41#define SW_REV_E 0xC8
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053042
43/* MMC */
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053044#ifdef CONFIG_MMC
45#define CONFIG_FSL_ESDHC
46#define CONFIG_SYS_FSL_MMC_HAS_CAPBLT_VS33
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053047#endif
48
Prabhakar Kushwahadf21f302016-12-26 12:15:08 +053049
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053050#define CONFIG_PCIE1 /* PCIE controller 1 */
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053051
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053052#define CONFIG_PCI_SCAN_SHOW
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +053053
54#define CONFIG_CMD_MEMINFO
55#define CONFIG_CMD_MEMTEST
56#define CONFIG_SYS_MEMTEST_START 0x80000000
57#define CONFIG_SYS_MEMTEST_END 0x9fffffff
58
Rajesh Bhagatd59447a2017-11-30 16:44:38 +053059#undef CONFIG_EXTRA_ENV_SETTINGS
60#define CONFIG_EXTRA_ENV_SETTINGS \
61 "verify=no\0" \
62 "fdt_high=0xffffffffffffffff\0" \
63 "initrd_high=0xffffffffffffffff\0" \
64 "fdt_addr=0x00f00000\0" \
65 "kernel_addr=0x01000000\0" \
66 "scriptaddr=0x80000000\0" \
67 "fdtheader_addr_r=0x80100000\0" \
68 "kernelheader_addr_r=0x80200000\0" \
69 "kernel_addr_r=0x81000000\0" \
70 "fdt_addr_r=0x90000000\0" \
71 "load_addr=0xa0000000\0" \
72 "kernel_size=0x2800000\0" \
73 "console=ttyS0,115200\0" \
74 BOOTENV \
75 "boot_scripts=ls1012ardb_boot.scr\0" \
76 "scan_dev_for_boot_part=" \
77 "part list ${devtype} ${devnum} devplist; " \
78 "env exists devplist || setenv devplist 1; " \
79 "for distro_bootpart in ${devplist}; do " \
80 "if fstype ${devtype} " \
81 "${devnum}:${distro_bootpart} " \
82 "bootfstype; then " \
83 "run scan_dev_for_boot; " \
84 "fi; " \
85 "done\0" \
86 "scan_dev_for_boot=" \
87 "echo Scanning ${devtype} " \
88 "${devnum}:${distro_bootpart}...; " \
89 "for prefix in ${boot_prefixes}; do " \
90 "run scan_dev_for_scripts; " \
91 "done;" \
92 "\0" \
93 "installer=load mmc 0:2 $load_addr " \
94 "/flex_installer_arm64.itb; " \
95 "bootm $load_addr#$board\0" \
96 "qspi_bootcmd=echo Trying load from qspi..;" \
97 "sf probe && sf read $load_addr " \
98 "$kernel_addr $kernel_size && bootm $load_addr#$board\0"
99
100#undef CONFIG_BOOTCOMMAND
101#define CONFIG_BOOTCOMMAND "run distro_bootcmd;run qspi_bootcmd"
Vinitha Pillai-B57223eea4a322017-03-23 13:48:20 +0530102
103#include <asm/fsl_secure_boot.h>
104
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530105#endif /* __LS1012ARDB_H__ */