blob: 2eff08d1d49a681aed726f7a15e0987f39a7d78f [file] [log] [blame]
Stefano Babic1c2b3ac2011-01-20 07:49:52 +00001/*
2 * (C) Copyright 2011
3 * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __ASM_ARCH_CLOCK_H
25#define __ASM_ARCH_CLOCK_H
26
Benoît Thébaudeaue4528342012-08-21 11:07:20 +000027#include <common.h>
28
29#ifdef CONFIG_MX35_HCLK_FREQ
30#define MXC_HCLK CONFIG_MX35_HCLK_FREQ
31#else
32#define MXC_HCLK 24000000
33#endif
34
35#ifdef CONFIG_MX35_CLK32
36#define MXC_CLK32 CONFIG_MX35_CLK32
37#else
38#define MXC_CLK32 32768
39#endif
40
Stefano Babic1c2b3ac2011-01-20 07:49:52 +000041enum mxc_clock {
Benoît Thébaudeauefc91872012-08-14 10:32:21 +000042 MXC_ARM_CLK,
Stefano Babic1c2b3ac2011-01-20 07:49:52 +000043 MXC_AHB_CLK,
44 MXC_IPG_CLK,
45 MXC_IPG_PERCLK,
46 MXC_UART_CLK,
47 MXC_ESDHC_CLK,
48 MXC_USB_CLK,
49 MXC_CSPI_CLK,
50 MXC_FEC_CLK,
Matthias Weisser99ba3422012-09-24 02:46:53 +000051 MXC_I2C_CLK,
Stefano Babic1c2b3ac2011-01-20 07:49:52 +000052};
53
Benoît Thébaudeauefc91872012-08-14 10:32:21 +000054enum mxc_main_clock {
55 CPU_CLK,
56 AHB_CLK,
57 IPG_CLK,
58 IPG_PER_CLK,
59 NFC_CLK,
60 USB_CLK,
61 HSP_CLK,
62};
63
64enum mxc_peri_clock {
65 UART1_BAUD,
66 UART2_BAUD,
67 UART3_BAUD,
68 SSI1_BAUD,
69 SSI2_BAUD,
70 CSI_BAUD,
71 MSHC_CLK,
72 ESDHC1_CLK,
73 ESDHC2_CLK,
74 ESDHC3_CLK,
75 SPDIF_CLK,
76 SPI1_CLK,
77 SPI2_CLK,
78};
79
Stefano Babic1c2b3ac2011-01-20 07:49:52 +000080u32 imx_get_uartclk(void);
81u32 imx_get_fecclk(void);
82unsigned int mxc_get_clock(enum mxc_clock clk);
83
84#endif /* __ASM_ARCH_CLOCK_H */