Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 9985e9cf977211f6b8ca99213aef23f3339d34fd / . / configs / phycore-rk3288_defconfig
blob: 0632a928bc0a3b2018b62177468cd1c8613a2ae7 [file] [log] [blame]
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SPL_SKIP_LOWLEVEL_INIT_ONLY=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]3CONFIG_SYS_ARCH_TIMER=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x00000000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3288-phycore-rdk"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xff704000
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]10CONFIG_ROCKCHIP_RK3288=y
Philipp Tomsich798370f2017-06-29 11:21:15 +0200[diff] [blame]11CONFIG_SPL_ROCKCHIP_BACK_TO_BROM=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]12CONFIG_TARGET_PHYCORE_RK3288=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]13CONFIG_SPL_STACK_R_ADDR=0x80000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]14CONFIG_DEBUG_UART_BASE=0xff690000
15CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]16CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]17CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]18CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
19CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x100000
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]20CONFIG_SYS_MONITOR_LEN=614400
Tom Rinib5bf5622017-08-25 17:50:27 -0400[diff] [blame]21# CONFIG_ANDROID_BOOT_IMAGE is not set
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]22CONFIG_USE_PREBOOT=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]23CONFIG_DEFAULT_FDT_FILE="rk3288-phycore-rdk.dtb"
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]24CONFIG_SILENT_CONSOLE=y
25CONFIG_CONSOLE_MUX=y
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]26CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]27CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]28CONFIG_SPL_NO_BSS_LIMIT=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]29# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
30CONFIG_SPL_STACK=0xff718000
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]31CONFIG_SPL_STACK_R=y
32CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]33CONFIG_SYS_BOOTM_LEN=0x4000000
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_GPIO=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]35CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]36CONFIG_CMD_I2C=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]37CONFIG_CMD_MMC=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]38CONFIG_CMD_SPI=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]39CONFIG_CMD_USB=y
Urja Rannikko17dd9d32019-05-13 13:51:04 +0000[diff] [blame]40CONFIG_CMD_USB_MASS_STORAGE=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]41# CONFIG_CMD_SETEXPR is not set
42CONFIG_CMD_CACHE=y
43CONFIG_CMD_TIME=y
44CONFIG_CMD_PMIC=y
45CONFIG_CMD_REGULATOR=y
46# CONFIG_SPL_DOS_PARTITION is not set
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]47# CONFIG_SPL_EFI_PARTITION is not set
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]48CONFIG_SPL_OF_CONTROL=y
49CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]50CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]51CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]52CONFIG_SYS_MMC_ENV_DEV=1
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]53CONFIG_REGMAP=y
54CONFIG_SPL_REGMAP=y
55CONFIG_SYSCON=y
56CONFIG_SPL_SYSCON=y
57# CONFIG_SPL_SIMPLE_BUS is not set
58CONFIG_CLK=y
59CONFIG_SPL_CLK=y
Alex Kiernane80d2942018-05-29 15:30:55 +0000[diff] [blame]60CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]61CONFIG_ROCKCHIP_GPIO=y
62CONFIG_SYS_I2C_ROCKCHIP=y
Wadim Egorovdec8af42017-08-21 10:59:00 +0200[diff] [blame]63CONFIG_MISC=y
64CONFIG_I2C_EEPROM=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]65CONFIG_MMC_DW=y
66CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]67CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]68CONFIG_SF_DEFAULT_SPEED=20000000
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]69CONFIG_ETH_DESIGNWARE=y
70CONFIG_GMAC_ROCKCHIP=y
71CONFIG_PINCTRL=y
72CONFIG_SPL_PINCTRL=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]73CONFIG_DM_PMIC=y
74CONFIG_PMIC_RK8XX=y
75CONFIG_DM_REGULATOR_FIXED=y
76CONFIG_REGULATOR_RK8XX=y
77CONFIG_PWM_ROCKCHIP=y
78CONFIG_RAM=y
79CONFIG_SPL_RAM=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]80CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]81CONFIG_SYS_NS16550_MEM32=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]82CONFIG_SYSRESET=y
83CONFIG_USB=y
Eddie Caib3501fe2017-12-15 08:17:13 +0800[diff] [blame]84CONFIG_USB_DWC2=y
Tom Rini6c3798f2018-02-10 20:27:45 -0500[diff] [blame]85CONFIG_ROCKCHIP_USB2_PHY=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]86CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]87CONFIG_USB_ETHER_ASIX=y
88CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]89CONFIG_USB_GADGET=y
90CONFIG_USB_GADGET_DWC2_OTG=y
Wadim Egorov6ee2d012017-06-19 12:36:40 +0200[diff] [blame]91CONFIG_CMD_DHRYSTONE=y
92CONFIG_ERRNO_STR=y