Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 98d7eaa125d5cbbe288ff29428eb634d2c4f1814 / . / configs / kmtepr2_defconfig
blob: 32d098028a795175986be28a9457503b932f9676 [file] [log] [blame]
Christoph Dietrich4c1c6ae2015-11-17 10:53:24 +0100[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xF0000000
Mario Sixd10f3182019-01-21 09:17:53 +0100[diff] [blame]3CONFIG_SYS_CLK_FREQ=66000000
Christoph Dietrich4c1c6ae2015-11-17 10:53:24 +0100[diff] [blame]4CONFIG_MPC83xx=y
Mario Six4a50e562019-01-21 09:17:56 +0100[diff] [blame]5CONFIG_HIGH_BATS=y
Mario Six190ab402019-01-21 09:17:33 +0100[diff] [blame]6CONFIG_TARGET_KMTEPR2=y
Mario Six94867102019-01-21 09:17:54 +0100[diff] [blame]7CONFIG_CORE_PLL_RATIO_25_1=y
8CONFIG_QUICC_MULT_FACTOR_3=y
9CONFIG_BOOT_MEMORY_SPACE_LOW=y
10CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
Mario Sixa861ea62019-01-21 09:17:57 +0100[diff] [blame]11CONFIG_BAT0=y
12CONFIG_BAT0_NAME="SDRAM"
13CONFIG_BAT0_BASE=0x00000000
14CONFIG_BAT0_LENGTH_256_MBYTES=y
15CONFIG_BAT0_ACCESS_RW=y
16CONFIG_BAT0_ICACHE_INHIBITED=y
17CONFIG_BAT0_ICACHE_GUARDED=y
18CONFIG_BAT0_DCACHE_INHIBITED=y
19CONFIG_BAT0_DCACHE_GUARDED=y
20CONFIG_BAT0_USER_MODE_VALID=y
21CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
22CONFIG_BAT1=y
23CONFIG_BAT1_NAME="IMMR"
24CONFIG_BAT1_BASE=0xE0000000
25CONFIG_BAT1_LENGTH_4_MBYTES=y
26CONFIG_BAT1_ACCESS_RW=y
27CONFIG_BAT1_ICACHE_INHIBITED=y
28CONFIG_BAT1_ICACHE_GUARDED=y
29CONFIG_BAT1_DCACHE_INHIBITED=y
30CONFIG_BAT1_DCACHE_GUARDED=y
31CONFIG_BAT1_USER_MODE_VALID=y
32CONFIG_BAT1_SUPERVISOR_MODE_VALID=y
33CONFIG_BAT2=y
34CONFIG_BAT2_NAME="KMBEC_FPGA"
35CONFIG_BAT2_BASE=0xE8000000
36CONFIG_BAT2_LENGTH_128_MBYTES=y
37CONFIG_BAT2_ACCESS_RW=y
38CONFIG_BAT2_ICACHE_MEMORYCOHERENCE=y
39CONFIG_BAT2_DCACHE_INHIBITED=y
40CONFIG_BAT2_DCACHE_GUARDED=y
41CONFIG_BAT2_USER_MODE_VALID=y
42CONFIG_BAT2_SUPERVISOR_MODE_VALID=y
43CONFIG_BAT3=y
44CONFIG_BAT3_NAME="FLASH"
45CONFIG_BAT3_BASE=0xF0000000
46CONFIG_BAT3_LENGTH_256_MBYTES=y
47CONFIG_BAT3_ACCESS_RW=y
48CONFIG_BAT3_ICACHE_MEMORYCOHERENCE=y
49CONFIG_BAT3_DCACHE_INHIBITED=y
50CONFIG_BAT3_DCACHE_GUARDED=y
51CONFIG_BAT3_USER_MODE_VALID=y
52CONFIG_BAT3_SUPERVISOR_MODE_VALID=y
53CONFIG_BAT4=y
54CONFIG_BAT4_NAME="STACK_IN_DCACHE"
55CONFIG_BAT4_BASE=0xE6000000
56CONFIG_BAT4_ACCESS_RW=y
57CONFIG_BAT4_USER_MODE_VALID=y
58CONFIG_BAT4_SUPERVISOR_MODE_VALID=y
59CONFIG_BAT5=y
60CONFIG_BAT5_NAME="APP1"
61CONFIG_BAT5_BASE=0xA0000000
62CONFIG_BAT5_LENGTH_256_MBYTES=y
63CONFIG_BAT5_ACCESS_RW=y
64CONFIG_BAT5_ICACHE_MEMORYCOHERENCE=y
65CONFIG_BAT5_DCACHE_INHIBITED=y
66CONFIG_BAT5_DCACHE_GUARDED=y
67CONFIG_BAT5_USER_MODE_VALID=y
68CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
69CONFIG_BAT6=y
70CONFIG_BAT6_NAME="APP2"
71CONFIG_BAT6_BASE=0xB0000000
72CONFIG_BAT6_LENGTH_256_MBYTES=y
73CONFIG_BAT6_ACCESS_RW=y
74CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
75CONFIG_BAT6_DCACHE_INHIBITED=y
76CONFIG_BAT6_DCACHE_GUARDED=y
77CONFIG_BAT6_USER_MODE_VALID=y
78CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
Mario Sixb47839c2019-01-21 09:17:58 +0100[diff] [blame]79CONFIG_LBLAW0=y
80CONFIG_LBLAW0_BASE=0xF0000000
81CONFIG_LBLAW0_NAME="FLASH"
82CONFIG_LBLAW0_LENGTH_256_MBYTES=y
83CONFIG_LBLAW1=y
84CONFIG_LBLAW1_BASE=0xE8000000
85CONFIG_LBLAW1_NAME="KMBEC_FPGA"
86CONFIG_LBLAW1_LENGTH_128_MBYTES=y
87CONFIG_LBLAW2=y
88CONFIG_LBLAW2_BASE=0xA0000000
89CONFIG_LBLAW2_NAME="APP1"
90CONFIG_LBLAW2_LENGTH_256_MBYTES=y
91CONFIG_LBLAW3=y
92CONFIG_LBLAW3_BASE=0xB0000000
93CONFIG_LBLAW3_NAME="APP2"
94CONFIG_LBLAW3_LENGTH_256_MBYTES=y
Mario Six8b2141c2019-01-21 09:18:09 +0100[diff] [blame]95CONFIG_HID0_FINAL_EMCP=y
96CONFIG_HID0_FINAL_ICE=y
97CONFIG_HID2_HBE=y
Mario Sixaa502542019-01-21 09:18:12 +0100[diff] [blame]98CONFIG_ACR_PIPE_DEP_4=y
99CONFIG_ACR_RPTCNT_4=y
100CONFIG_ACR_APARK_MASTER=y
101CONFIG_ACR_PARKM_USB_I2C1_BOOT=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]102CONFIG_OF_BOARD_SETUP=y
103CONFIG_OF_STDOUT_VIA_ALIAS=y
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]104CONFIG_MISC_INIT_R=y
Heiko Schocher20ea7ab2016-09-09 08:12:49 +0200[diff] [blame]105CONFIG_VERSION_VARIABLE=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]106CONFIG_BOARD_EARLY_INIT_R=y
Mario Six8febc7a2018-03-28 14:38:16 +0200[diff] [blame]107CONFIG_LAST_STAGE_INIT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]108CONFIG_HUSH_PARSER=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]109CONFIG_AUTOBOOT_KEYED=y
110CONFIG_AUTOBOOT_PROMPT="Hit <SPACE> key to stop autoboot in %2ds\n"
111CONFIG_AUTOBOOT_STOP_STR=" "
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]112CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]113CONFIG_CMD_ASKENV=y
114CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]115CONFIG_CMD_EEPROM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]116CONFIG_CMD_I2C=y
117CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]118CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]119CONFIG_CMD_PING=y
Simon Glassc4abb4b2017-05-17 03:25:37 -0600[diff] [blame]120CONFIG_CMD_JFFS2=y
Tom Rini2b62b912018-11-13 19:54:45 -0500[diff] [blame]121CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]122CONFIG_MTDIDS_DEFAULT="nor0=boot"
123CONFIG_MTDPARTS_DEFAULT="mtdparts=boot:768k(u-boot),128k(env),128k(envred),-(ubi0);"
Heiko Schocher09dbb852016-09-21 07:58:19 +0200[diff] [blame]124CONFIG_CMD_UBI=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]125# CONFIG_CMD_UBIFS is not set
Lukasz Majewski6dd8c902018-02-09 23:50:57 +0100[diff] [blame]126CONFIG_BOOTCOUNT_LIMIT=y
Alex Kiernand3713742018-07-21 20:25:33 +0000[diff] [blame]127CONFIG_BOOTCOUNT_BOOTLIMIT=3
Tom Rinic98ed5f2018-02-24 16:50:41 -0500[diff] [blame]128CONFIG_SYS_BOOTCOUNT_ADDR=0xE0113FF8
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]129# CONFIG_MMC is not set
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]130CONFIG_MTD_NOR_FLASH=y
Adam Fordac44a302018-07-07 22:18:22 -0500[diff] [blame]131CONFIG_MTD_DEVICE=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]132CONFIG_FLASH_CFI_DRIVER=y
133CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
134CONFIG_FLASH_CFI_MTD=y
135CONFIG_SYS_FLASH_PROTECTION=y
136CONFIG_SYS_FLASH_CFI=y
Tom Rinif48e0252016-10-26 17:15:37 -0400[diff] [blame]137# CONFIG_PCI is not set
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]138CONFIG_SYS_NS16550=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]139CONFIG_OF_LIBFDT=y
Mario Six1faf95d2019-01-21 09:18:03 +0100[diff] [blame]140CONFIG_ELBC_BR0_OR0=y
141CONFIG_BR0_OR0_NAME="FLASH"
142CONFIG_BR0_OR0_BASE=0xF0000000
143CONFIG_BR0_MACHINE_GPCM=y
144CONFIG_BR0_PORTSIZE_16BIT=y
145CONFIG_OR0_AM_256_MBYTES=y
146CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
147CONFIG_OR0_CSNT_EARLIER=y
148CONFIG_OR0_EAD_EXTRA=y
149CONFIG_OR0_SCY_5=y
150CONFIG_OR0_TRLX_RELAXED=y
151CONFIG_ELBC_BR1_OR1=y
152CONFIG_BR1_OR1_NAME="KMBEC_FPGA"
153CONFIG_BR1_OR1_BASE=0xE8000000
154CONFIG_BR1_MACHINE_GPCM=y
155CONFIG_BR1_PORTSIZE_8BIT=y
156CONFIG_OR1_AM_128_MBYTES=y
157CONFIG_OR1_ACS_HALF_CYCLE_EARLIER=y
158CONFIG_OR1_CSNT_EARLIER=y
159CONFIG_OR1_EAD_EXTRA=y
160CONFIG_OR1_SCY_2=y
161CONFIG_OR1_TRLX_RELAXED=y
162CONFIG_ELBC_BR2_OR2=y
163CONFIG_BR2_OR2_NAME="APP1"
164CONFIG_BR2_OR2_BASE=0xA0000000
165CONFIG_BR2_MACHINE_GPCM=y
166CONFIG_BR2_PORTSIZE_8BIT=y
167CONFIG_OR2_AM_256_MBYTES=y
168CONFIG_OR2_ACS_QUARTER_CYCLE_EARLIER=y
169CONFIG_OR2_CSNT_EARLIER=y
170CONFIG_OR2_EAD_EXTRA=y
171CONFIG_OR2_SCY_2=y
172CONFIG_OR2_TRLX_RELAXED=y
173CONFIG_OR2_EHTR_4_CYCLE=y
174CONFIG_ELBC_BR3_OR3=y
175CONFIG_BR3_OR3_NAME="APP2"
176CONFIG_BR3_OR3_BASE=0xB0000000
177CONFIG_BR3_MACHINE_GPCM=y
178CONFIG_BR3_PORTSIZE_16BIT=y
179CONFIG_OR3_AM_256_MBYTES=y
180CONFIG_OR3_SCY_4=y
181CONFIG_OR3_EHTR_NORMAL=y
Mario Six98d7eaa2019-01-21 09:18:14 +0100[diff] [blame^]182CONFIG_LCRR_DBYP_PLL_BYPASSED=y
183CONFIG_LCRR_EADC_1=y
184CONFIG_LCRR_CLKDIV_2=y