blob: 7a86acb1b2d8fa11b2474f4746d89f9342dfd423 [file] [log] [blame]
Tom Warren13ac5442012-12-11 13:34:12 +00001/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Tom Warren13ac5442012-12-11 13:34:12 +00006 */
7
8#ifndef _TEGRA_GP_PADCTRL_H_
9#define _TEGRA_GP_PADCTRL_H_
10
11#define GP_HIDREV 0x804
12
13/* bit fields definitions for APB_MISC_GP_HIDREV register */
14#define HIDREV_CHIPID_SHIFT 8
15#define HIDREV_CHIPID_MASK (0xff << HIDREV_CHIPID_SHIFT)
16#define HIDREV_MAJORPREV_SHIFT 4
17#define HIDREV_MAJORPREV_MASK (0xf << HIDREV_MAJORPREV_SHIFT)
18
19/* CHIPID field returned from APB_MISC_GP_HIDREV register */
20#define CHIPID_TEGRA20 0x20
21#define CHIPID_TEGRA30 0x30
Tom Warrenc47e7172013-01-28 13:32:07 +000022#define CHIPID_TEGRA114 0x35
Tom Warrenb7ea6d12014-01-24 12:46:13 -070023#define CHIPID_TEGRA124 0x40
Tom Warren13ac5442012-12-11 13:34:12 +000024
25#endif /* _TEGRA_GP_PADCTRL_H_ */