blob: 2a674c1ea7283af743275936821ff7a079efd3cd [file] [log] [blame]
developer074393a2019-09-25 17:45:29 +08001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2019 MediaTek Inc.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef _DT_BINDINGS_MT7628_RESET_H_
9#define _DT_BINDINGS_MT7628_RESET_H_
10
11#define MT7628_PWM_RST 31
12#define MT7628_SDXC_RST 30
13#define MT7628_CRYPTO_RST 29
14#define MT7628_AUX_STCK_RST 28
15#define MT7628_PCIE_RST 26
16#define MT7628_EPHY_RST 24
17#define MT7628_ETH_RST 23
18#define MT7628_UPHY_RST 22
19#define MT7628_UART2_RST 20
20#define MT7628_UART1_RST 19
21#define MT7628_SPI_RST 18
22#define MT7628_I2S_RST 17
23#define MT7628_I2C_RST 16
24#define MT7628_GDMA_RST 14
25#define MT7628_PIO_RST 13
26#define MT7628_UART0_RST 12
27#define MT7628_PCM_RST 11
28#define MT7628_MC_RST 10
29#define MT7628_INT_RST 9
30#define MT7628_TIMER_RST 8
31#define MT7628_HIF_RST 5
32#define MT7628_WIFI_RST 4
33#define MT7628_SPIS_RST 3
34#define MT7628_SYS_RST 0
35
36#endif /* _DT_BINDINGS_MT7628_RESET_H_ */