Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 97a0e49a97050ce158b1ffa875aaa3f9a727cb02 / . / configs / ls1021atwr_nor_lpuart_defconfig
blob: 39b7920faef5407397fd7a44d1d62487a97e7d46 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1021ATWR=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x60100000
Bin Meng24b9c462016-01-13 19:39:06 -0800[diff] [blame]4CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-lpuart"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]5CONFIG_DISTRO_DEFAULTS=y
Tom Rinif2260382018-08-16 08:16:24 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Alison Wangdbb78012016-05-04 12:45:55 +0800[diff] [blame]7CONFIG_FIT=y
8CONFIG_FIT_VERBOSE=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]9CONFIG_OF_BOARD_SETUP=y
10CONFIG_OF_STDOUT_VIA_ALIAS=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]11CONFIG_SYS_EXTRA_OPTIONS="LPUART"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]12CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]13CONFIG_USE_BOOTARGS=y
14CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]15# CONFIG_USE_BOOTCOMMAND is not set
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]16CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]17# CONFIG_CONSOLE_MUX is not set
18CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]19CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]20CONFIG_CMD_GREPENV=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]21CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_MEMTEST=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]23CONFIG_CMD_GPT=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]24CONFIG_CMD_I2C=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]25CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]26CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]27# CONFIG_CMD_SETEXPR is not set
Simon Glassb575bfc2017-04-26 22:27:55 -0600[diff] [blame]28CONFIG_CMD_BMP=y
Bin Meng24b9c462016-01-13 19:39:06 -0800[diff] [blame]29CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]30CONFIG_ENV_IS_IN_FLASH=y
Bin Meng24b9c462016-01-13 19:39:06 -0800[diff] [blame]31CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]32CONFIG_FSL_CAAM=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]33CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]34CONFIG_MTD_NOR_FLASH=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]35CONFIG_NETDEVICES=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]36CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]37CONFIG_E1000=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]38CONFIG_TSEC_ENET=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]39CONFIG_PCI=y
40CONFIG_DM_PCI=y
41CONFIG_DM_PCI_COMPAT=y
42CONFIG_PCIE_LAYERSCAPE=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]43CONFIG_DM_SERIAL=y
Bin Meng4409dcf2016-01-13 19:39:00 -0800[diff] [blame]44CONFIG_FSL_LPUART=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]45CONFIG_USB=y
Alison Wang0666d142017-07-07 15:10:17 +0800[diff] [blame]46CONFIG_DM_USB=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]47CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]48CONFIG_USB_XHCI_DWC3=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]49CONFIG_USB_STORAGE=y
Sanchayan Maitye15479b2017-04-11 11:12:09 +0530[diff] [blame]50CONFIG_VIDEO_FSL_DCU_FB=y
Tom Rinie9836922017-10-30 12:58:33 -0400[diff] [blame]51CONFIG_VIDEO=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]52# CONFIG_VIDEO_SW_CURSOR is not set