blob: ab9a99439f169323fde2b5c509faa1ec18b9af55 [file] [log] [blame]
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +02001/*
2 * (C) Copyright 2008
3 * Sergei Poselenov, Emcraft Systems, sposelenov@emcraft.com.
4 *
5 * Copyright 2008 Freescale Semiconductor, Inc.
6 *
7 * (C) Copyright 2000
8 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
9 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
28
29#include <common.h>
30#include <asm/fsl_law.h>
31#include <asm/mmu.h>
32
33/*
34 * LAW(Local Access Window) configuration:
35 *
Sergei Poselenov96dd16b2008-06-06 15:42:41 +020036 * 0x0000_0000 0x2fff_ffff DDR 512M
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +020037 * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
Sergei Poselenov96dd16b2008-06-06 15:42:41 +020038 * 0xc000_0000 0xc00f_ffff FPGA 1M
39 * 0xe000_0000 0xe00f_ffff CCSR 1M (mapped by CCSRBAR)
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +020040 * 0xe200_0000 0xe2ff_ffff PCI1 IO 16M
Sergei Poselenov96dd16b2008-06-06 15:42:41 +020041 * 0xfc00_0000 0xffff_ffff FLASH 64M
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +020042 *
43 * Notes:
44 * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
45 * If flash is 8M at default position (last 8M), no LAW needed.
46 */
47
48struct law_entry law_table[] = {
49 SET_LAW_ENTRY(1, CFG_DDR_SDRAM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_DDR),
50 SET_LAW_ENTRY(2, CFG_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
Sergei Poselenov96dd16b2008-06-06 15:42:41 +020051 SET_LAW_ENTRY(3, CFG_LBC_FLASH_BASE, LAW_SIZE_64M, LAW_TRGT_IF_LBC),
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +020052 SET_LAW_ENTRY(4, CFG_PCI1_IO_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_PCI),
Sergei Poselenov96dd16b2008-06-06 15:42:41 +020053#if defined(CFG_FPGA_BASE)
54 SET_LAW_ENTRY(5, CFG_FPGA_BASE, LAWAR_SIZE_1M, LAW_TRGT_IF_LBC),
55#endif
Sergei Poselenovf2bf96c2008-04-30 11:42:50 +020056};
57
58int num_law_entries = ARRAY_SIZE(law_table);