blob: ff2cb42844cc25189277c1208b7dabd4222d1757 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Przemyslaw Marczak77bee052015-05-13 13:38:35 +02002/*
3 * Sandbox PMIC dts node
4 *
5 * Copyright (C) 2015 Samsung Electronics
6 * Przemyslaw Marczak <p.marczak@samsung.com>
Przemyslaw Marczak77bee052015-05-13 13:38:35 +02007 */
8
9#include <dt-bindings/pmic/sandbox_pmic.h>
10
11&sandbox_pmic {
12 compatible = "sandbox,pmic";
Marek Vasut95b860b2024-10-05 16:33:37 +020013 sandbox,emul = <&emul_pmic0>;
Przemyslaw Marczak77bee052015-05-13 13:38:35 +020014
Przemyslaw Marczak77bee052015-05-13 13:38:35 +020015 buck1 {
16 regulator-name = "SUPPLY_1.2V";
17 regulator-min-microvolt = <1200000>;
18 regulator-max-microvolt = <1200000>;
19 regulator-min-microamp = <200000>;
20 regulator-max-microamp = <200000>;
21 regulator-always-on;
22 };
23
Przemyslaw Marczak1bc7f232015-10-27 13:08:06 +010024 buck2: buck2 {
Przemyslaw Marczak77bee052015-05-13 13:38:35 +020025 regulator-name = "SUPPLY_3.3V";
26 regulator-min-microvolt = <3300000>;
27 regulator-max-microvolt = <3300000>;
28 };
29
Simon Glass5620cf82018-10-01 12:22:40 -060030 ldo_1: ldo1 {
Przemyslaw Marczak77bee052015-05-13 13:38:35 +020031 regulator-name = "VDD_EMMC_1.8V";
32 regulator-min-microvolt = <1800000>;
33 regulator-max-microvolt = <1800000>;
34 regulator-min-microamp = <100000>;
35 regulator-max-microamp = <100000>;
36 regulator-boot-on;
37 };
38
39 ldo2 {
40 regulator-name = "VDD_LCD_3.3V";
41 regulator-min-microvolt = <3300000>;
42 regulator-max-microvolt = <3300000>;
43 };
Felix Bracke23c3882017-11-27 09:14:16 +010044
45 no_match_by_nodename {
46 regulator-name = "buck_SUPPLY_1.5V";
47 regulator-min-microvolt = <1500000>;
48 regulator-max-microvolt = <1500000>;
49 };
Przemyslaw Marczak77bee052015-05-13 13:38:35 +020050};
Lukasz Majewskia4d82972018-05-15 16:26:40 +020051
52&mc34708 {
53 compatible = "fsl,mc34708";
Simon Glass17b56f62018-11-18 08:14:34 -070054};
Lukasz Majewskia4d82972018-05-15 16:26:40 +020055
Simon Glass17b56f62018-11-18 08:14:34 -070056&i2c_emul {
57 emul_pmic0: pmic-emul0 {
Lukasz Majewskia4d82972018-05-15 16:26:40 +020058 compatible = "sandbox,i2c-pmic";
59
Simon Glass17b56f62018-11-18 08:14:34 -070060 /*
61 * Default PMICs register values are set by macro
62 * VAL2REG(min, step, value) [uV/uA]
63 * VAL2OMREG(mode id)
64 * reg-defaults - byte array
65 */
66 reg-defaults = /bits/ 8 <
67 /* BUCK1 */
68 VAL2REG(800000, 25000, 1000000)
69 VAL2REG(150000, 25000, 150000)
70 VAL2OMREG(BUCK_OM_OFF)
71 /* BUCK2 */
72 VAL2REG(750000, 50000, 3000000)
73 VAL2REG(150000, 25000, 150000)
74 VAL2OMREG(0)
75 /* LDO1 */
76 VAL2REG(800000, 25000, 1600000)
77 VAL2REG(100000, 50000, 150000)
78 VAL2OMREG(LDO_OM_OFF)
79 /* LDO2 */
80 VAL2REG(750000, 50000, 3000000)
81 VAL2REG(150000, 25000, 150000)
82 VAL2OMREG(0)
83 /* reg[12:15] - not used */
84 0x00
85 0x00
86 0x00
87 0x00
88 >;
89 };
90
91 emul_pmic1: pmic-emul1 {
92 compatible = "sandbox,i2c-pmic";
Lukasz Majewskia4d82972018-05-15 16:26:40 +020093 reg-defaults = /bits/ 8 <
94 0x00 0x80 0x08 0xff 0xff 0xff 0x2e 0x01 0x08
95 0x40 0x80 0x81 0x5f 0xff 0xfb 0x1e 0x80 0x18
96 0x00 0x00 0x0e 0x00 0x00 0x14 0x00 0x00 0x00
97 0x00 0x00 0x20 0x00 0x01 0x3a 0x00 0x00 0x00
98 0x00 0x00 0x00 0x00 0x00 0x40 0x00 0x00 0x00
99 0x42 0x21 0x00 0x00 0x00 0x00 0x00 0x00 0x00
100 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x30 0x5f
101 0x01 0xff 0xff 0x00 0x00 0x00 0x00 0x7f 0xff
102 0x92 0x49 0x24 0x59 0x6d 0x34 0x18 0xc1 0x8c
103 0x00 0x60 0x18 0x51 0x48 0x45 0x14 0x51 0x45
104 0x00 0x06 0x32 0x00 0x00 0x00 0x06 0x9c 0x99
105 0x00 0x38 0x0a 0x00 0x38 0x0a 0x00 0x38 0x0a
106 0x00 0x38 0x0a 0x84 0x00 0x00 0x00 0x00 0x00
107 0x80 0x90 0x8f 0xf8 0x00 0x04 0x00 0x00 0x00
108 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
109 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
110 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
111 0x01 0x31 0x7e 0x2b 0x03 0xfd 0xc0 0x36 0x1b
112 0x60 0x06 0x00 0x00 0x00 0x00 0x00 0x00 0x00
113 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
114 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
115 0x00 0x00 0x00
116 >;
117 };
118};