Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 95018ef432d5978f051da2fd7e82ee4c02f3552b / . / configs / ls1012afrwy_tfa_SECURE_BOOT_defconfig
blob: 5071bb75dfb0229e1206aad8ec331f4f390e55cd [file] [log] [blame]
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AFRWY=y
Tom Rini2c7a8d42019-08-14 08:11:27 -0400[diff] [blame]3CONFIG_TFABOOT=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x82000000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x10000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_NXP_ESBC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]8CONFIG_NR_DRAM_BANKS=2
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]9CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT=y
10CONFIG_SEC_FIRMWARE_ARMV8_PSCI=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]11CONFIG_AHCI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]12CONFIG_DISTRO_DEFAULTS=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]13# CONFIG_SYS_MALLOC_F is not set
14CONFIG_FIT_VERBOSE=y
15CONFIG_OF_BOARD_SETUP=y
16CONFIG_OF_STDOUT_VIA_ALIAS=y
17CONFIG_BOOTDELAY=10
18CONFIG_USE_BOOTARGS=y
19CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
20# CONFIG_DISPLAY_BOARDINFO is not set
21CONFIG_DISPLAY_BOARDINFO_LATE=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]22CONFIG_CMD_GREPENV=y
Michal Simeka9565e92020-05-04 15:26:20 +0200[diff] [blame]23CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]24CONFIG_SYS_MEMTEST_START=0x80000000
25CONFIG_SYS_MEMTEST_END=0x9fffffff
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]26CONFIG_CMD_GPT=y
27CONFIG_CMD_I2C=y
28CONFIG_CMD_MMC=y
29CONFIG_CMD_PCI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]30CONFIG_CMD_USB=y
31CONFIG_CMD_CACHE=y
32CONFIG_OF_CONTROL=y
33CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-frwy"
34CONFIG_NET_RANDOM_ETHADDR=y
35CONFIG_DM=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]36CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]37CONFIG_DM_I2C=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]38CONFIG_DM_MMC=y
Yangbo Luadb19e12019-06-21 11:42:26 +0800[diff] [blame]39CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]40CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]41CONFIG_DM_SPI_FLASH=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]42# CONFIG_SPI_FLASH_BAR is not set
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]43CONFIG_SPI_FLASH_WINBOND=y
44CONFIG_FSL_PFE=y
45CONFIG_DM_ETH=y
46CONFIG_E1000=y
47CONFIG_PCI=y
48CONFIG_DM_PCI=y
49CONFIG_DM_PCI_COMPAT=y
50CONFIG_PCIE_LAYERSCAPE=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]51CONFIG_DM_RTC=y
Peng Ma9d75b2d2019-01-30 19:18:43 +0800[diff] [blame]52CONFIG_DM_SCSI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]53CONFIG_SYS_NS16550=y
54CONFIG_SPI=y
55CONFIG_DM_SPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]56CONFIG_FSL_QSPI=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]57CONFIG_USB=y
58CONFIG_DM_USB=y
59CONFIG_USB_XHCI_HCD=y
60CONFIG_USB_XHCI_DWC3=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]61CONFIG_RSA=y
Rajesh Bhagat487084e2018-11-05 18:03:08 +0000[diff] [blame]62CONFIG_RSA_SOFTWARE_EXP=y