blob: bd72fb611d127707ae327a55202278702fd4348d [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
pekon gupta45fd7b22014-05-08 21:43:46 +05302/*
3 * (C) Copyright 2006-2008
4 * Texas Instruments, <www.ti.com>
5 *
6 * Author
7 * Mansoor Ahamed <mansoor.ahamed@ti.com>
8 *
9 * Initial Code from:
10 * Richard Woodruff <r-woodruff2@ti.com>
pekon gupta45fd7b22014-05-08 21:43:46 +053011 */
12
13#ifndef _MEM_H_
14#define _MEM_H_
15
16/*
17 * GPMC settings -
18 * Definitions is as per the following format
19 * #define <PART>_GPMC_CONFIG<x> <value>
20 * Where:
21 * PART is the part name e.g. STNOR - Intel Strata Flash
22 * x is GPMC config registers from 1 to 6 (there will be 6 macros)
23 * Value is corresponding value
24 *
25 * For every valid PRCM configuration there should be only one definition of
26 * the same. if values are independent of the board, this definition will be
27 * present in this file if values are dependent on the board, then this should
28 * go into corresponding mem-boardName.h file
29 *
30 * Currently valid part Names are (PART):
31 * M_NAND - Micron NAND
32 * STNOR - STMicrolelctronics M29W128GL
33 */
34#define GPMC_SIZE_256M 0x0
35#define GPMC_SIZE_128M 0x8
36#define GPMC_SIZE_64M 0xC
37#define GPMC_SIZE_32M 0xE
38#define GPMC_SIZE_16M 0xF
39
40#define M_NAND_GPMC_CONFIG1 0x00000800
41#define M_NAND_GPMC_CONFIG2 0x001e1e00
42#define M_NAND_GPMC_CONFIG3 0x001e1e00
43#define M_NAND_GPMC_CONFIG4 0x16051807
44#define M_NAND_GPMC_CONFIG5 0x00151e1e
45#define M_NAND_GPMC_CONFIG6 0x16000f80
46#define M_NAND_GPMC_CONFIG7 0x00000008
47
pekon gupta01663492014-07-22 16:03:24 +053048#define STNOR_GPMC_CONFIG1 0x00001000
49#define STNOR_GPMC_CONFIG2 0x001f1f00
50#define STNOR_GPMC_CONFIG3 0x001f1f01
51#define STNOR_GPMC_CONFIG4 0x1f011f01
52#define STNOR_GPMC_CONFIG5 0x001d1f1f
pekon gupta45fd7b22014-05-08 21:43:46 +053053#define STNOR_GPMC_CONFIG6 0x08070280
pekon gupta01663492014-07-22 16:03:24 +053054#define STNOR_GPMC_CONFIG7 0x00000048
pekon gupta45fd7b22014-05-08 21:43:46 +053055
56/* max number of GPMC Chip Selects */
57#define GPMC_MAX_CS 8
58/* max number of GPMC regs */
59#define GPMC_MAX_REG 7
60
61#endif /* endif _MEM_H_ */