blob: c08fb2e2f203872ef2625be1497fcfc4c61b6b5f [file] [log] [blame]
Stelian Pop0bf5cad2008-05-08 18:52:25 +02001/*
2 * (C) Copyright 2007-2008
Stelian Pop5ee0c7f2011-11-01 00:00:39 +01003 * Stelian Pop <stelian@popies.net>
Stelian Pop0bf5cad2008-05-08 18:52:25 +02004 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9RLEK board.
7 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02008 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop0bf5cad2008-05-08 18:52:25 +02009 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
Xu, Hong0c0fb212011-08-01 03:56:53 +000014#include <asm/hardware.h>
15
16#define CONFIG_SYS_TEXT_BASE 0x21F00000
Jens Scharsig128ecd02010-02-03 22:45:42 +010017
Stelian Pop0bf5cad2008-05-08 18:52:25 +020018/* ARM asynchronous clock */
Xu, Hong0c0fb212011-08-01 03:56:53 +000019#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
20#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* main clock xtal */
Stelian Pop0bf5cad2008-05-08 18:52:25 +020021
Xu, Hong0c0fb212011-08-01 03:56:53 +000022#define CONFIG_AT91SAM9RLEK 1 /* It's an AT91SAM9RLEK Board */
23
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020024#define CONFIG_ARCH_CPU_INIT
Xu, Hong0c0fb212011-08-01 03:56:53 +000025#define CONFIG_SKIP_LOWLEVEL_INIT
Stelian Pop0bf5cad2008-05-08 18:52:25 +020026
Xu, Hong0c0fb212011-08-01 03:56:53 +000027#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
28#define CONFIG_SETUP_MEMORY_TAGS 1
29#define CONFIG_INITRD_TAG 1
Stelian Pop0bf5cad2008-05-08 18:52:25 +020030
Xu, Hong0c0fb212011-08-01 03:56:53 +000031#define CONFIG_ATMEL_LEGACY
Stelian Pop0bf5cad2008-05-08 18:52:25 +020032
33/*
34 * Hardware drivers
35 */
Xu, Hong0c0fb212011-08-01 03:56:53 +000036
Stelian Popcea5c532008-05-08 14:52:32 +020037/* LCD */
Stelian Popcea5c532008-05-08 14:52:32 +020038#define LCD_BPP LCD_COLOR8
39#define CONFIG_LCD_LOGO 1
40#undef LCD_TEST_PATTERN
41#define CONFIG_LCD_INFO 1
42#define CONFIG_LCD_INFO_BELOW_LOGO 1
Stelian Popcea5c532008-05-08 14:52:32 +020043#define CONFIG_ATMEL_LCD 1
44#define CONFIG_ATMEL_LCD_RGB565 1
Xu, Hong0c0fb212011-08-01 03:56:53 +000045/* Let board_init_f handle the framebuffer allocation */
46#undef CONFIG_FB_ADDR
Xu, Hong0c0fb212011-08-01 03:56:53 +000047
Stelian Pop0bf5cad2008-05-08 18:52:25 +020048/* SDRAM */
49#define CONFIG_NR_DRAM_BANKS 1
Xu, Hong0c0fb212011-08-01 03:56:53 +000050#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
51#define CONFIG_SYS_SDRAM_SIZE 0x04000000
52
53#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou Yang3cbbeb12017-04-18 15:28:27 +080054 (ATMEL_BASE_SRAM + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Stelian Pop0bf5cad2008-05-08 18:52:25 +020055
Stelian Pop0bf5cad2008-05-08 18:52:25 +020056/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +010057#ifdef CONFIG_CMD_NAND
58#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020059#define CONFIG_SYS_MAX_NAND_DEVICE 1
Xu, Hong0c0fb212011-08-01 03:56:53 +000060#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020061#define CONFIG_SYS_NAND_DBW_8 1
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +010062/* our ALE is AD21 */
63#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
64/* our CLE is AD22 */
65#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
66#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PB6
67#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD17
Wolfgang Denk1f797742009-07-18 21:52:24 +020068
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +010069#endif
Stelian Pop0bf5cad2008-05-08 18:52:25 +020070
71/* Ethernet - not present */
72
73/* USB - not supported */
74
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020075#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop0bf5cad2008-05-08 18:52:25 +020076
Xu, Hong0c0fb212011-08-01 03:56:53 +000077#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020078#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop0bf5cad2008-05-08 18:52:25 +020079
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020080#ifdef CONFIG_SYS_USE_DATAFLASH
Stelian Pop0bf5cad2008-05-08 18:52:25 +020081
82/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Wenyou.Yang@microchip.com5d7fd3e2017-07-21 13:40:10 +080083#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020084#define CONFIG_ENV_SIZE 0x4200
Wenyou.Yang@microchip.com5d7fd3e2017-07-21 13:40:10 +080085#define CONFIG_ENV_SECT_SIZE 0x210
86#define CONFIG_ENV_SPI_MAX_HZ 15000000
87#define CONFIG_BOOTCOMMAND "sf probe 0; " \
88 "sf read 0x22000000 0x84000 0x294000; " \
89 "bootm 0x22000000"
Stelian Pop0bf5cad2008-05-08 18:52:25 +020090
Wu, Josh7ff194f2015-02-02 17:51:01 +080091#elif CONFIG_SYS_USE_NANDFLASH
Stelian Pop0bf5cad2008-05-08 18:52:25 +020092
93/* bootstrap + u-boot + env + linux in nandflash */
Wenyou Yang3cbbeb12017-04-18 15:28:27 +080094#define CONFIG_ENV_OFFSET 0x120000
Wu, Joshf8e70d92015-02-03 11:38:30 +080095#define CONFIG_ENV_OFFSET_REDUND 0x100000
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020096#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Wu, Joshf8e70d92015-02-03 11:38:30 +080097#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x600000; " \
98 "nand read 0x21000000 0x180000 0x80000; " \
99 "bootz 0x22000000 - 0x21000000"
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200100
Wu, Josh7ff194f2015-02-02 17:51:01 +0800101#else /* CONFIG_SYS_USE_MMC */
102
103/* bootstrap + u-boot + env + linux in mmc */
Wu, Josh7ff194f2015-02-02 17:51:01 +0800104#define CONFIG_ENV_SIZE 0x4000
105#define CONFIG_BOOTCOMMAND "fatload mmc 0:1 0x21000000 at91sam9rlek.dtb; " \
106 "fatload mmc 0:1 0x22000000 zImage; " \
107 "bootz 0x22000000 - 0x21000000"
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200108#endif
109
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200110#define CONFIG_SYS_LONGHELP 1
Xu, Hong0c0fb212011-08-01 03:56:53 +0000111#define CONFIG_CMDLINE_EDITING 1
Alexandre Belloni9ef19ba2012-07-02 04:26:58 +0000112#define CONFIG_AUTO_COMPLETE
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200113
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200114/*
115 * Size of malloc() pool
116 */
Xu, Hong0c0fb212011-08-01 03:56:53 +0000117#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200118
Stelian Pop0bf5cad2008-05-08 18:52:25 +0200119#endif