blob: 97e33d00f0d6fc836178424357323b20fccb07f9 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Lucas Stach85990a92012-10-07 11:36:06 +00002/*
3 * Copyright (C) 2012 Lucas Stach
Lucas Stach85990a92012-10-07 11:36:06 +00004 */
5
6#include <common.h>
Marcel Ziswiler61c99fe2022-05-21 12:42:46 +02007#include <env.h>
Tom Rinicb4f59c2022-06-14 12:28:58 -04008#include <fdt_support.h>
Simon Glass97589732020-05-10 11:40:02 -06009#include <init.h>
Simon Glass0f2af882020-05-10 11:40:05 -060010#include <log.h>
Lucas Stach85990a92012-10-07 11:36:06 +000011#include <asm/arch/clock.h>
12#include <asm/arch/funcmux.h>
13#include <asm/arch/pinmux.h>
Marcel Ziswilerdd899d02015-08-06 00:47:00 +020014#include <asm/arch-tegra/ap.h>
Lucas Stach85990a92012-10-07 11:36:06 +000015#include <asm/arch-tegra/board.h>
Marcel Ziswilerdd899d02015-08-06 00:47:00 +020016#include <asm/arch-tegra/tegra.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060017#include <asm/global_data.h>
Marcel Ziswileraf722622015-03-26 01:31:53 +010018#include <asm/gpio.h>
Marcel Ziswilerdd899d02015-08-06 00:47:00 +020019#include <asm/io.h>
Marcel Ziswilerf0c3fb72015-08-06 00:47:04 +020020#include <i2c.h>
Marcel Ziswilerd92dee52016-11-16 17:49:23 +010021#include <nand.h>
Simon Glassdbd79542020-05-10 11:40:11 -060022#include <linux/delay.h>
Stefan Agner98ffd0f2016-11-30 13:41:53 -080023#include "../common/tdx-common.h"
Marcel Ziswilerd92dee52016-11-16 17:49:23 +010024
25DECLARE_GLOBAL_DATA_PTR;
Marcel Ziswilerf0c3fb72015-08-06 00:47:04 +020026
27#define PMU_I2C_ADDRESS 0x34
28#define MAX_I2C_RETRY 3
29#define PMU_SUPPLYENE 0x14
30#define PMU_SUPPLYENE_SYSINEN (1<<5)
31#define PMU_SUPPLYENE_EXITSLREQ (1<<1)
Marcel Ziswilerdd899d02015-08-06 00:47:00 +020032
33int arch_misc_init(void)
34{
Marcel Ziswilerf0c3fb72015-08-06 00:47:04 +020035 /* Disable PMIC sleep mode on low supply voltage */
36 struct udevice *dev;
37 u8 addr, data[1];
38 int err;
39
40 err = i2c_get_chip_for_busnum(0, PMU_I2C_ADDRESS, 1, &dev);
41 if (err) {
42 debug("%s: Cannot find PMIC I2C chip\n", __func__);
43 return err;
44 }
45
46 addr = PMU_SUPPLYENE;
47
48 err = dm_i2c_read(dev, addr, data, 1);
49 if (err) {
50 debug("failed to get PMU_SUPPLYENE\n");
51 return err;
52 }
53
54 data[0] &= ~PMU_SUPPLYENE_SYSINEN;
55 data[0] |= PMU_SUPPLYENE_EXITSLREQ;
56
57 err = dm_i2c_write(dev, addr, data, 1);
58 if (err) {
59 debug("failed to set PMU_SUPPLYENE\n");
60 return err;
61 }
62
Marcel Ziswiler653bc792015-08-06 00:47:11 +020063 /* make sure SODIMM pin 87 nRESET_OUT is released properly */
64 pinmux_set_func(PMUX_PINGRP_ATA, PMUX_FUNC_GMI);
65
Marcel Ziswilerdd899d02015-08-06 00:47:00 +020066 if (readl(NV_PA_BASE_SRAM + NVBOOTINFOTABLE_BOOTTYPE) ==
67 NVBOOTTYPE_RECOVERY)
68 printf("USB recovery mode\n");
69
70 return 0;
71}
Lucas Stach85990a92012-10-07 11:36:06 +000072
Stefan Agner98ffd0f2016-11-30 13:41:53 -080073#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
Masahiro Yamadaf7ed78b2020-06-26 15:13:33 +090074int ft_board_setup(void *blob, struct bd_info *bd)
Stefan Agner98ffd0f2016-11-30 13:41:53 -080075{
Marcel Ziswiler61c99fe2022-05-21 12:42:46 +020076 u8 enetaddr[6];
77
78 /* MAC addr */
79 if (eth_env_get_enetaddr("ethaddr", enetaddr)) {
80 int err = fdt_find_and_setprop(blob,
81 "/usb@7d004000/ethernet@1",
82 "local-mac-address", enetaddr, 6, 0);
83
84 /* Older device trees might have used a different node name */
85 if (err < 0)
86 err = fdt_find_and_setprop(blob,
87 "/usb@7d004000/asix@1",
88 "local-mac-address", enetaddr, 6, 0);
89
90 if (err >= 0)
91 puts(" MAC address updated...\n");
92 }
93
Stefan Agner98ffd0f2016-11-30 13:41:53 -080094 return ft_common_board_setup(blob, bd);
95}
96#endif
97
Masahiro Yamadab2c88682017-01-10 13:32:07 +090098#ifdef CONFIG_MMC_SDHCI_TEGRA
Tom Warren9745cf82013-02-21 12:31:30 +000099/*
100 * Routine: pin_mux_mmc
101 * Description: setup the pin muxes/tristate values for the SDMMC(s)
102 */
103void pin_mux_mmc(void)
Lucas Stach85990a92012-10-07 11:36:06 +0000104{
105 funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_4_BIT);
Stephen Warrenf27f4e82014-03-21 12:28:58 -0600106 pinmux_tristate_disable(PMUX_PINGRP_GMB);
Lucas Stach85990a92012-10-07 11:36:06 +0000107}
108#endif
Marcel Ziswileraf722622015-03-26 01:31:53 +0100109
110#ifdef CONFIG_TEGRA_NAND
111void pin_mux_nand(void)
112{
113 funcmux_select(PERIPH_ID_NDFLASH, FUNCMUX_NDFLASH_KBC_8_BIT);
Marcel Ziswilerbdddbab2015-03-27 01:31:45 +0100114
115 /*
116 * configure pingroup ATC to something unrelated to
117 * avoid ATC overriding KBC
118 */
119 pinmux_set_func(PMUX_PINGRP_ATC, PMUX_FUNC_GMI);
Marcel Ziswileraf722622015-03-26 01:31:53 +0100120}
121#endif
122
123#ifdef CONFIG_USB_EHCI_TEGRA
124void pin_mux_usb(void)
125{
126 /* module internal USB bus to connect ethernet chipset */
127 funcmux_select(PERIPH_ID_USB2, FUNCMUX_USB2_ULPI);
128
129 /* ULPI reference clock output */
130 pinmux_set_func(PMUX_PINGRP_CDEV2, PMUX_FUNC_PLLP_OUT4);
131 pinmux_tristate_disable(PMUX_PINGRP_CDEV2);
132
133 /* PHY reset GPIO */
134 pinmux_tristate_disable(PMUX_PINGRP_UAC);
135
136 /* VBus GPIO */
137 pinmux_tristate_disable(PMUX_PINGRP_DTE);
138
Marcel Ziswilerc33dd262015-03-26 02:17:07 +0100139 /* Reset ASIX using LAN_RESET */
Stephen Warren7f20bb22016-05-12 12:07:39 -0600140 gpio_request(TEGRA_GPIO(V, 4), "LAN_RESET");
141 gpio_direction_output(TEGRA_GPIO(V, 4), 0);
Marcel Ziswilerc33dd262015-03-26 02:17:07 +0100142 pinmux_tristate_disable(PMUX_PINGRP_GPV);
143 udelay(5);
Stephen Warren7f20bb22016-05-12 12:07:39 -0600144 gpio_set_value(TEGRA_GPIO(V, 4), 1);
Marcel Ziswilerc33dd262015-03-26 02:17:07 +0100145
146 /* USBH_PEN: USB 1 aka Tegra USB port 3 VBus */
Marcel Ziswileraf722622015-03-26 01:31:53 +0100147 pinmux_tristate_disable(PMUX_PINGRP_SPIG);
148}
149#endif
Marcel Ziswilercbd2b512015-08-06 00:47:02 +0200150
Simon Glass89c03462016-01-30 16:37:51 -0700151#ifdef CONFIG_VIDEO_TEGRA20
Marcel Ziswilercbd2b512015-08-06 00:47:02 +0200152/*
153 * Routine: pin_mux_display
154 * Description: setup the pin muxes/tristate values for the LCD interface)
155 */
156void pin_mux_display(void)
157{
158 /*
159 * Manually untristate BL_ON (PT4 - SODIMM 71) as specified through
160 * device-tree
161 */
162 pinmux_tristate_disable(PMUX_PINGRP_DTA);
163
164 pinmux_set_func(PMUX_PINGRP_SDC, PMUX_FUNC_PWM);
165 pinmux_tristate_disable(PMUX_PINGRP_SDC);
166}
Gerard Salvatella108d7392018-11-19 15:54:10 +0100167
168/*
169 * Backlight off before OS handover
170 */
171void board_preboot_os(void)
172{
173 gpio_request(TEGRA_GPIO(T, 4), "BL_ON");
174 gpio_direction_output(TEGRA_GPIO(T, 4), 0);
175}
Marcel Ziswilercbd2b512015-08-06 00:47:02 +0200176#endif