blob: f16f450d01796ac8665731cce57144a612528110 [file] [log] [blame]
Marian Balakowicz209d5132007-11-15 13:29:55 +01001/*
2 * Copyright (C) 2007 Semihalf
3 * Written by Marian Balakowicz <m8@semihalf.com>
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Marian Balakowicz209d5132007-11-15 13:29:55 +01006 */
7
8#define SDRAM_DDR 1 /* is DDR */
9
10/* Settings for XLB = 132 MHz */
11#define SDRAM_MODE 0x018D0000
12#define SDRAM_EMODE 0x40090000
13#define SDRAM_CONTROL 0x714F0F00
14#define SDRAM_CONFIG1 0x73711930
15#define SDRAM_CONFIG2 0x46770000
16#define SDRAM_TAPDELAY 0x10000000