Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 914a8c065bb24e4dbb11ffca30fd255b7364f240 / . / configs / p2771-0000-500_defconfig
blob: 9380c7701fd944dca189fe1425f832577a797f87 [file] [log] [blame]
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]1CONFIG_ARM=y
Tom Rini295ab162022-10-28 20:27:10 -0400[diff] [blame]2CONFIG_SYS_HAS_NONCACHED_MEMORY=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=19200000
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]4CONFIG_SYS_L2CACHE_OFF=y
Trevor Woerner513f6402020-05-06 08:02:41 -0400[diff] [blame]5CONFIG_ARCH_TEGRA=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]6CONFIG_TEXT_BASE=0x80080000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=1026
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x2000
9CONFIG_ENV_OFFSET=0xFFFFE000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="tegra186-p2771-0000-500"
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_TEGRA186=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0x80080000
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]13CONFIG_PCI=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame^]14CONFIG_SYS_BOOTM_LEN=0x800000
Thierry Reding92f9f8c2019-04-15 11:32:34 +0200[diff] [blame]15CONFIG_OF_BOARD_SETUP=y
Tom Rinic1ca5732019-06-21 10:11:23 -0400[diff] [blame]16CONFIG_OF_SYSTEM_SETUP=y
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame^]17CONFIG_SYS_PBSIZE=2093
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]18CONFIG_CONSOLE_MUX=y
Simon Glass3110ece2016-10-17 20:13:02 -0600[diff] [blame]19CONFIG_SYS_STDIO_DEREGISTER=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]20CONFIG_SYS_PROMPT="Tegra186 (P2771-0000-500) # "
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]21CONFIG_SYS_MAXARGS=64
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]22# CONFIG_CMD_IMI is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]23CONFIG_CMD_GPIO=y
24CONFIG_CMD_I2C=y
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]25CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]26CONFIG_CMD_PCI=y
Thierry Redingdae74542023-01-31 16:11:10 +0100[diff] [blame]27CONFIG_CMD_POWEROFF=y
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]28CONFIG_CMD_SPI=y
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]29# CONFIG_CMD_SETEXPR is not set
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]30CONFIG_BOOTP_PREFER_SERVERIP=y
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]31CONFIG_CMD_EXT4_WRITE=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]32CONFIG_ENV_OVERWRITE=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]33CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]34CONFIG_SYS_MMC_ENV_PART=2
Peter Robinson12d37d82019-02-20 12:17:26 +0000[diff] [blame]35CONFIG_SYS_I2C_TEGRA=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]36CONFIG_TEGRA186_BPMP_I2C=y
Stephen Warren49096842016-09-12 11:51:15 -0600[diff] [blame]37CONFIG_DWC_ETH_QOS=y
Stephen Warren2f546502016-07-29 13:15:06 -0600[diff] [blame]38CONFIG_E1000=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]39CONFIG_RTL8169=y
Stephen Warren2f546502016-07-29 13:15:06 -0600[diff] [blame]40CONFIG_PCI_TEGRA=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]41CONFIG_POWER_DOMAIN=y
42CONFIG_TEGRA186_POWER_DOMAIN=y
Stephen Warren1ce3d542016-05-12 13:32:56 -0600[diff] [blame]43CONFIG_SYS_NS16550=y
44CONFIG_USB=y