blob: a9423428e75344e290213c4ef597512d17520297 [file] [log] [blame]
Stelian Pop048bcfb2008-03-26 19:52:30 +01001/*
Stelian Popd57846e2008-05-08 22:52:10 +02002 * [origin: Linux kernel include/asm-arm/arch-at91/at91_rstc.h]
3 *
4 * Copyright (C) 2007 Andrew Victor
5 * Copyright (C) 2007 Atmel Corporation.
Stelian Pop048bcfb2008-03-26 19:52:30 +01006 *
7 * Reset Controller (RSTC) - System peripherals regsters.
8 * Based on AT91SAM9261 datasheet revision D.
9 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +020010 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop048bcfb2008-03-26 19:52:30 +010011 */
12
13#ifndef AT91_RSTC_H
14#define AT91_RSTC_H
15
Eric Benard8e518ec2011-06-06 22:48:26 +000016#define AT91_ASM_RSTC_MR (ATMEL_BASE_RSTC + 0x08)
Jens Scharsig698ad062010-02-03 22:46:01 +010017
18#ifndef __ASSEMBLY__
19
20typedef struct at91_rstc {
21 u32 cr; /* Reset Controller Control Register */
22 u32 sr; /* Reset Controller Status Register */
23 u32 mr; /* Reset Controller Mode Register */
24} at91_rstc_t;
25
26#endif /* __ASSEMBLY__ */
27
28#define AT91_RSTC_KEY 0xA5000000
29
30#define AT91_RSTC_CR_PROCRST 0x00000001
31#define AT91_RSTC_CR_PERRST 0x00000004
32#define AT91_RSTC_CR_EXTRST 0x00000008
33
34#define AT91_RSTC_MR_URSTEN 0x00000001
35#define AT91_RSTC_MR_URSTIEN 0x00000010
36#define AT91_RSTC_MR_ERSTL(x) ((x & 0xf) << 8)
37#define AT91_RSTC_MR_ERSTL_MASK 0x0000FF00
38
39#define AT91_RSTC_SR_NRSTL 0x00010000
40
Roger Meier044a5e82013-11-04 07:40:44 +010041#define AT91_RSTC_RSTTYP (7 << 8) /* Reset Type */
42#define AT91_RSTC_RSTTYP_GENERAL (0 << 8)
43#define AT91_RSTC_RSTTYP_WAKEUP (1 << 8)
44#define AT91_RSTC_RSTTYP_WATCHDOG (2 << 8)
45#define AT91_RSTC_RSTTYP_SOFTWARE (3 << 8)
46#define AT91_RSTC_RSTTYP_USER (4 << 8)
47
Stelian Pop048bcfb2008-03-26 19:52:30 +010048#endif