blob: b49151846810dddda3e5a90efdb295de952474b8 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
TsiChungLiew5b8943a2008-01-15 14:02:49 -06002/*
3 * (C) Copyright 2000-2003
4 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5 *
Alison Wang027f76f2012-03-26 21:49:07 +00006 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
TsiChungLiew5b8943a2008-01-15 14:02:49 -06007 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
TsiChungLiew5b8943a2008-01-15 14:02:49 -06008 */
9
10#include <config.h>
11#include <common.h>
12#include <pci.h>
13#include <asm/immap.h>
Alison Wang027f76f2012-03-26 21:49:07 +000014#include <asm/io.h>
TsiChungLiew5b8943a2008-01-15 14:02:49 -060015
16DECLARE_GLOBAL_DATA_PTR;
17
18int checkboard(void)
19{
20 puts("Board: ");
21 puts("Freescale FireEngine 5485 EVB\n");
22 return 0;
23};
24
Simon Glassd35f3382017-04-06 12:47:05 -060025int dram_init(void)
TsiChungLiew5b8943a2008-01-15 14:02:49 -060026{
Alison Wang027f76f2012-03-26 21:49:07 +000027 siu_t *siu = (siu_t *) (MMAP_SIU);
28 sdram_t *sdram = (sdram_t *)(MMAP_SDRAM);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060029 u32 dramsize, i;
stany MARCELfba93142011-10-14 04:38:06 +000030#ifdef CONFIG_SYS_DRAMSZ1
31 u32 temp;
32#endif
TsiChungLiew5b8943a2008-01-15 14:02:49 -060033
Alison Wang027f76f2012-03-26 21:49:07 +000034 out_be32(&siu->drv, CONFIG_SYS_SDRAM_DRVSTRENGTH);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060035
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036 dramsize = CONFIG_SYS_DRAMSZ * 0x100000;
TsiChungLiew5b8943a2008-01-15 14:02:49 -060037 for (i = 0x13; i < 0x20; i++) {
38 if (dramsize == (1 << i))
39 break;
40 }
41 i--;
Alison Wang027f76f2012-03-26 21:49:07 +000042 out_be32(&siu->cs0cfg, CONFIG_SYS_SDRAM_BASE | i);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060043
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020044#ifdef CONFIG_SYS_DRAMSZ1
45 temp = CONFIG_SYS_DRAMSZ1 * 0x100000;
TsiChungLiew5b8943a2008-01-15 14:02:49 -060046 for (i = 0x13; i < 0x20; i++) {
47 if (temp == (1 << i))
48 break;
49 }
50 i--;
51 dramsize += temp;
Alison Wang027f76f2012-03-26 21:49:07 +000052 out_be32(&siu->cs1cfg, (CONFIG_SYS_SDRAM_BASE + temp) | i);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060053#endif
54
Alison Wang027f76f2012-03-26 21:49:07 +000055 out_be32(&sdram->cfg1, CONFIG_SYS_SDRAM_CFG1);
56 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060057
58 /* Issue PALL */
Alison Wang027f76f2012-03-26 21:49:07 +000059 out_be32(&sdram->ctrl, CONFIG_SYS_SDRAM_CTRL | 2);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060060
61 /* Issue LEMR */
Alison Wang027f76f2012-03-26 21:49:07 +000062 out_be32(&sdram->mode, CONFIG_SYS_SDRAM_EMOD);
63 out_be32(&sdram->mode, CONFIG_SYS_SDRAM_MODE | 0x04000000);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060064
65 udelay(500);
66
67 /* Issue PALL */
Alison Wang027f76f2012-03-26 21:49:07 +000068 out_be32(&sdram->ctrl, CONFIG_SYS_SDRAM_CTRL | 2);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060069
70 /* Perform two refresh cycles */
Alison Wang027f76f2012-03-26 21:49:07 +000071 out_be32(&sdram->ctrl, CONFIG_SYS_SDRAM_CTRL | 4);
72 out_be32(&sdram->ctrl, CONFIG_SYS_SDRAM_CTRL | 4);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060073
Alison Wang027f76f2012-03-26 21:49:07 +000074 out_be32(&sdram->mode, CONFIG_SYS_SDRAM_MODE);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060075
Alison Wang027f76f2012-03-26 21:49:07 +000076 out_be32(&sdram->ctrl,
77 (CONFIG_SYS_SDRAM_CTRL & ~0x80000000) | 0x10000F00);
TsiChungLiew5b8943a2008-01-15 14:02:49 -060078
79 udelay(100);
80
Simon Glass39f90ba2017-03-31 08:40:25 -060081 gd->ram_size = dramsize;
82
83 return 0;
TsiChungLiew5b8943a2008-01-15 14:02:49 -060084};
85
86int testdram(void)
87{
88 /* TODO: XXX XXX XXX */
89 printf("DRAM test not implemented!\n");
90
91 return (0);
92}
93
94#if defined(CONFIG_PCI)
95/*
96 * Initialize PCI devices, report devices found.
97 */
98static struct pci_controller hose;
99extern void pci_mcf547x_8x_init(struct pci_controller *hose);
100
101void pci_init_board(void)
102{
103 pci_mcf547x_8x_init(&hose);
104}
105#endif /* CONFIG_PCI */