blob: 5e317bb2e2e3abbe1a4af29a45d729ae799c04f3 [file] [log] [blame]
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00001/*
Pavel Machek5e2d70a2014-09-08 14:08:45 +02002 * Copyright (C) 2014 Marek Vasut <marex@denx.de>
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00003 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00005 */
Pavel Machek5e2d70a2014-09-08 14:08:45 +02006#ifndef __CONFIG_SOCFPGA_CYCLONE5_H__
7#define __CONFIG_SOCFPGA_CYCLONE5_H__
Dinh Nguyenad51f7c2012-10-04 06:46:02 +00008
Dinh Nguyeneca8b5c2015-11-23 17:27:17 -06009#include <asm/arch/base_addr_ac5.h>
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000010
Marek Vasutd4a4db12014-09-08 14:08:45 +020011/* U-Boot Commands */
12#define CONFIG_SYS_NO_FLASH
Marek Vasutd4a4db12014-09-08 14:08:45 +020013#define CONFIG_FAT_WRITE
14#define CONFIG_HW_WATCHDOG
Marek Vasutbd279e32014-09-15 01:27:57 +020015
Pavel Machek5e2d70a2014-09-08 14:08:45 +020016/* Memory configurations */
Marek Vasutd4a4db12014-09-08 14:08:45 +020017#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000018
Marek Vasutd4a4db12014-09-08 14:08:45 +020019/* Booting Linux */
Marek Vasutd4a4db12014-09-08 14:08:45 +020020#define CONFIG_BOOTFILE "zImage"
Anatolij Gustschinb02c7982014-11-07 01:12:03 +010021#define CONFIG_BOOTARGS "console=ttyS0," __stringify(CONFIG_BAUDRATE)
Chin Liang See4a6a2282014-09-19 05:33:19 -050022#ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET
Marek Vasutd4a4db12014-09-08 14:08:45 +020023#define CONFIG_BOOTCOMMAND "run ramboot"
Chin Liang See4a6a2282014-09-19 05:33:19 -050024#else
Marek Vasutd4a4db12014-09-08 14:08:45 +020025#define CONFIG_BOOTCOMMAND "run mmcload; run mmcboot"
Chin Liang See4a6a2282014-09-19 05:33:19 -050026#endif
Marek Vasut2bff5402015-07-22 06:18:19 +020027#define CONFIG_LOADADDR 0x01000000
Marek Vasutd4a4db12014-09-08 14:08:45 +020028#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000029
Pavel Machek5e2d70a2014-09-08 14:08:45 +020030/* Ethernet on SoC (EMAC) */
31#if defined(CONFIG_CMD_NET)
Marek Vasutd4a4db12014-09-08 14:08:45 +020032#define CONFIG_PHY_MICREL
33#define CONFIG_PHY_MICREL_KSZ9021
Chin Liang See9cd12042013-08-07 10:06:56 -050034#endif
Pavel Machekce340e92014-07-14 14:14:17 +020035
Dinh Nguyen813e7e62015-09-23 15:38:01 -050036#define CONFIG_ENV_IS_IN_MMC
Dinh Nguyen813e7e62015-09-23 15:38:01 -050037
Pavel Machek5e2d70a2014-09-08 14:08:45 +020038/* Extra Environment */
Marek Vasutd4a4db12014-09-08 14:08:45 +020039#define CONFIG_EXTRA_ENV_SETTINGS \
40 "verify=n\0" \
Marek Vasut950c10c2016-04-03 19:11:12 +020041 "loadaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
Marek Vasutd4a4db12014-09-08 14:08:45 +020042 "ramboot=setenv bootargs " CONFIG_BOOTARGS ";" \
43 "bootm ${loadaddr} - ${fdt_addr}\0" \
44 "bootimage=zImage\0" \
45 "fdt_addr=100\0" \
46 "fdtimage=socfpga.dtb\0" \
Marek Vasutd4a4db12014-09-08 14:08:45 +020047 "bootm ${loadaddr} - ${fdt_addr}\0" \
48 "mmcroot=/dev/mmcblk0p2\0" \
49 "mmcboot=setenv bootargs " CONFIG_BOOTARGS \
50 " root=${mmcroot} rw rootwait;" \
51 "bootz ${loadaddr} - ${fdt_addr}\0" \
52 "mmcload=mmc rescan;" \
Marek Vasut08c71a62014-09-19 13:28:47 +020053 "load mmc 0:1 ${loadaddr} ${bootimage};" \
54 "load mmc 0:1 ${fdt_addr} ${fdtimage}\0" \
Chin Liang See9937c722015-12-22 15:32:35 +080055 "qspiload=sf probe && mtdparts default && run ubiload\0" \
Marek Vasutd4a4db12014-09-08 14:08:45 +020056 "qspiboot=setenv bootargs " CONFIG_BOOTARGS \
Chin Liang See180d6802015-12-22 15:32:39 +080057 " ubi.mtd=1,64 root=ubi0:rootfs rw rootfstype=ubifs;"\
58 "bootz ${loadaddr} - ${fdt_addr}\0" \
Chin Liang See3ab7a4b2015-12-22 15:32:31 +080059 "ubiload=ubi part UBI && ubifsmount ubi0 && " \
60 "ubifsload ${loadaddr} /boot/${bootimage} && " \
61 "ubifsload ${fdt_addr} /boot/${fdtimage}\0"
Dinh Nguyenad51f7c2012-10-04 06:46:02 +000062
Pavel Machek5e2d70a2014-09-08 14:08:45 +020063/* The rest of the configuration is shared */
64#include <configs/socfpga_common.h>
Chin Liang See561c9d42014-06-10 01:11:04 -050065
Pavel Machek5e2d70a2014-09-08 14:08:45 +020066#endif /* __CONFIG_SOCFPGA_CYCLONE5_H__ */