Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 9004ee03691618245d529fe409a96cc58b8eaaeb / . / configs / lion-rk3368_defconfig
blob: 5f7d1018143a5fff44c616a415053de5eaaf1640 [file] [log] [blame]
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x00200000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]4CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]5CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="rk3368-lion-haikou"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]7CONFIG_SPL_TEXT_BASE=0x00000000
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]8CONFIG_ROCKCHIP_RK3368=y
9CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
10CONFIG_TPL_LIBCOMMON_SUPPORT=y
11CONFIG_TPL_LIBGENERIC_SUPPORT=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]12CONFIG_SPL_DRIVERS_MISC=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]13CONFIG_SPL=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]14CONFIG_DEBUG_UART_BASE=0xFF180000
15CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]16CONFIG_SPL_SPI_FLASH_SUPPORT=y
17CONFIG_SPL_SPI_SUPPORT=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]18CONFIG_DEBUG_UART=y
19CONFIG_FIT=y
20CONFIG_FIT_VERBOSE=y
21CONFIG_SPL_LOAD_FIT=y
Philipp Tomsichd422ba82017-09-11 22:04:27 +0200[diff] [blame]22CONFIG_BOOTSTAGE=y
23CONFIG_SPL_BOOTSTAGE=y
24CONFIG_BOOTSTAGE_REPORT=y
25CONFIG_BOOTSTAGE_FDT=y
Klaus Goger2b6b4f22018-05-25 23:45:05 +0200[diff] [blame]26CONFIG_DEFAULT_FDT_FILE="rockchip/rk3368-lion-haikou.dtb"
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]27# CONFIG_DISPLAY_CPUINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]28CONFIG_DISPLAY_BOARDINFO_LATE=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]29CONFIG_ARCH_EARLY_INIT_R=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]30CONFIG_SPL_BOOTROM_SUPPORT=y
31# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]32CONFIG_TPL_SYS_MALLOC_SIMPLE=y
33CONFIG_SPL_STACK_R=y
Heiko Stuebner5cf783f2021-02-09 14:47:09 +0100[diff] [blame]34CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x4000
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]35CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
Philipp Tomsichaeb816e2017-09-13 21:29:43 +0200[diff] [blame]36CONFIG_SPL_ATF=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]37CONFIG_TPL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]38CONFIG_TPL_DRIVERS_MISC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]39CONFIG_CMD_GPIO=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]40CONFIG_CMD_MMC=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]41CONFIG_CMD_SPI=y
42CONFIG_CMD_USB=y
Philipp Tomsichd422ba82017-09-11 22:04:27 +0200[diff] [blame]43CONFIG_CMD_BOOTSTAGE=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]44CONFIG_CMD_REGULATOR=y
45CONFIG_CMD_MTDPARTS=y
46CONFIG_SPL_OF_CONTROL=y
47CONFIG_TPL_OF_CONTROL=y
Philipp Tomsichd422ba82017-09-11 22:04:27 +0200[diff] [blame]48CONFIG_OF_LIVE=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]49CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent"
50CONFIG_TPL_OF_PLATDATA=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]51CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]52CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]53CONFIG_NET_RANDOM_ETHADDR=y
54CONFIG_TPL_DM=y
55CONFIG_REGMAP=y
56CONFIG_SPL_REGMAP=y
57CONFIG_TPL_REGMAP=y
58CONFIG_SYSCON=y
59CONFIG_SPL_SYSCON=y
60CONFIG_TPL_SYSCON=y
61CONFIG_CLK=y
62CONFIG_SPL_CLK=y
63CONFIG_TPL_CLK=y
64CONFIG_ROCKCHIP_GPIO=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]65CONFIG_SYS_I2C_ROCKCHIP=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]66CONFIG_MMC_DW=y
67CONFIG_MMC_DW_ROCKCHIP=y
Miquel Raynal8ece3042019-10-03 19:50:15 +0200[diff] [blame]68CONFIG_MTD=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]69CONFIG_SPI_FLASH_MACRONIX=y
70CONFIG_SPI_FLASH_WINBOND=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]71CONFIG_PHY_MSCC=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]72CONFIG_DM_ETH=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]73CONFIG_DM_ETH_PHY=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]74CONFIG_ETH_DESIGNWARE=y
75CONFIG_RGMII=y
76CONFIG_GMAC_ROCKCHIP=y
77CONFIG_PINCTRL=y
78CONFIG_SPL_PINCTRL=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]79CONFIG_DM_PMIC=y
80CONFIG_PMIC_RK8XX=y
81CONFIG_DM_REGULATOR_FIXED=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]82CONFIG_REGULATOR_RK8XX=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]83CONFIG_RAM=y
84CONFIG_SPL_RAM=y
85CONFIG_TPL_RAM=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]86CONFIG_DEBUG_UART_SHIFT=2
87CONFIG_DEBUG_UART_ANNOUNCE=y
88CONFIG_DEBUG_UART_SKIP_INIT=y
89CONFIG_ROCKCHIP_SPI=y
Tom Rini4c66e9a2020-11-09 14:23:01 -0500[diff] [blame]90CONFIG_SYSINFO=y
91CONFIG_SYSINFO_SMBIOS=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]92CONFIG_SYSRESET=y
Heiko Stuebnerde188932021-02-09 14:47:10 +0100[diff] [blame]93CONFIG_USB=y
94CONFIG_USB_EHCI_HCD=y
95CONFIG_USB_EHCI_GENERIC=y
96CONFIG_USB_DWC2=y
97CONFIG_ROCKCHIP_USB2_PHY=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_DWC2_OTG=y
Philipp Tomsich1620d352017-07-13 01:36:39 +0200[diff] [blame]100CONFIG_SPL_TINY_MEMSET=y
101CONFIG_LZO=y
102CONFIG_ERRNO_STR=y