Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8febc7a5d571b7ae97158ea1df9c63012728a81f / . / configs / ls1012ardb_qspi_defconfig
blob: 40621343be88144ecf49098149515b9e2accfaf4 [file] [log] [blame]
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012ARDB=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]4CONFIG_FSL_LS_PPA=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]5CONFIG_QSPI_AHB_INIT=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-rdb"
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]7CONFIG_DISTRO_DEFAULTS=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]8# CONFIG_SYS_MALLOC_F is not set
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]9CONFIG_FIT_VERBOSE=y
10CONFIG_OF_BOARD_SETUP=y
11CONFIG_OF_STDOUT_VIA_ALIAS=y
12CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
Tom Rini0d130ad2016-06-27 22:40:17 -0400[diff] [blame]13CONFIG_QSPI_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]14CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]15CONFIG_USE_BOOTARGS=y
16CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]17# CONFIG_DISPLAY_BOARDINFO is not set
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]18CONFIG_CMD_GREPENV=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]19CONFIG_CMD_MEMTEST=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]20CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]21CONFIG_CMD_I2C=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]22CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]23CONFIG_CMD_PCI=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]24CONFIG_CMD_SF=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]25CONFIG_CMD_USB=y
26# CONFIG_CMD_SETEXPR is not set
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]27CONFIG_CMD_CACHE=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]28CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]29CONFIG_ENV_IS_IN_SPI_FLASH=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]30CONFIG_NET_RANDOM_ETHADDR=y
31CONFIG_DM=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]32# CONFIG_BLK is not set
33CONFIG_DM_MMC=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]34CONFIG_DM_SPI_FLASH=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]35CONFIG_SPI_FLASH=y
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]36CONFIG_FSL_PFE=y
Calvin Johnson0e6101a2018-03-08 15:30:35 +0530[diff] [blame]37CONFIG_DM_ETH=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]38CONFIG_E1000=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]39CONFIG_PCI=y
40CONFIG_DM_PCI=y
41CONFIG_DM_PCI_COMPAT=y
42CONFIG_PCIE_LAYERSCAPE=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]43CONFIG_SYS_NS16550=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]44CONFIG_DM_SPI=y
Prabhakar Kushwahaa315c662016-06-03 18:41:35 +0530[diff] [blame]45CONFIG_FSL_DSPI=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]46CONFIG_USB=y
Tang Yuantian67df7de2016-12-27 10:24:45 +0800[diff] [blame]47CONFIG_DM_USB=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]48CONFIG_USB_XHCI_HCD=y
49CONFIG_USB_XHCI_DWC3=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]50CONFIG_USB_STORAGE=y