Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8fadcd94640b26536e4259f813b4724fcd300d31 / . / configs / T4240RDB_SDCARD_defconfig
blob: 5b7034acc3825ec344816384de1bf2454d309656 [file] [log] [blame]
Chunhe Lan66cba6b2015-03-20 17:08:54 +0800[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x00201000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]4CONFIG_SPL_LIBGENERIC_SUPPORT=y
Simon Glassbd58f1d2016-09-12 23:18:44 -0600[diff] [blame]5CONFIG_SPL_MMC_SUPPORT=y
Simon Glasse076d6f2016-09-12 23:18:56 -0600[diff] [blame]6CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rini947f71e2016-09-19 17:00:58 -0400[diff] [blame]7CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x2000
9CONFIG_ENV_OFFSET=0x100000
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]10CONFIG_SPL=y
Chunhe Lan66cba6b2015-03-20 17:08:54 +0800[diff] [blame]11CONFIG_MPC85xx=y
12CONFIG_TARGET_T4240RDB=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]13CONFIG_SPL_TEXT_BASE=0xFFFD8000
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]14CONFIG_FIT=y
15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rinie5678e42019-06-01 14:20:25 -0400[diff] [blame]18CONFIG_SYS_EXTRA_OPTIONS="RAMBOOT_PBL,SDCARD"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]19CONFIG_BOOTDELAY=10
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]20CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini623d67e2018-02-06 12:15:38 -0500[diff] [blame]21# CONFIG_SPL_FRAMEWORK is not set
Tom Rinie5678e42019-06-01 14:20:25 -0400[diff] [blame]22CONFIG_SPL_MMC_BOOT=y
23CONFIG_SPL_FSL_PBL=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]24CONFIG_SPL_ENV_SUPPORT=y
25CONFIG_SPL_I2C_SUPPORT=y
Simon Glass7db65a82016-09-12 23:18:45 -0600[diff] [blame]26CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]27CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]28CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]29CONFIG_CMD_GREPENV=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]30CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]31CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]32CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]33CONFIG_CMD_USB=y
34CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]35CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]36CONFIG_CMD_PING=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]37CONFIG_MP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_EXT2=y
39CONFIG_CMD_FAT=y
Hou Zhiqiang245d4922019-08-20 09:35:25 +0000[diff] [blame]40CONFIG_OF_CONTROL=y
41CONFIG_DEFAULT_DEVICE_TREE="t4240rdb"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]42CONFIG_ENV_IS_IN_MMC=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]43CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]44CONFIG_FSL_CAAM=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]45CONFIG_DM_MMC=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]46CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]47CONFIG_MTD=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]48CONFIG_MTD_NOR_FLASH=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]49CONFIG_FLASH_CFI_DRIVER=y
50CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
51CONFIG_SYS_FLASH_CFI=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]52CONFIG_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]53CONFIG_SF_DEFAULT_MODE=0
54CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]55CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]56CONFIG_PHYLIB=y
Tom Rini84e35db2019-11-26 17:32:42 -0500[diff] [blame]57CONFIG_PHY_CORTINA=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]58CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]59CONFIG_E1000=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]60CONFIG_FMAN_ENET=y
61CONFIG_MII=y
Hou Zhiqiang90420022019-08-27 11:03:16 +0000[diff] [blame]62CONFIG_DM_PCI=y
63CONFIG_DM_PCI_COMPAT=y
64CONFIG_PCIE_FSL=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]65CONFIG_SYS_QE_FMAN_FW_IN_MMC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]66CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]67CONFIG_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]68CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]69CONFIG_USB=y