blob: f0fa96efcb82e76d1781cb455c650801eba5b57f [file] [log] [blame]
Dirk Behmebab104e2009-01-28 21:40:16 +01001/*
2 * (C) Copyright 2006-2008
3 * Texas Instruments.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Syed Mohammed Khasim <x0khasim@ti.com>
6 * Nishanth Menon <nm@ti.com>
7 *
8 * Configuration settings for the TI OMAP3430 Zoom MDK board.
9 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Dirk Behmebab104e2009-01-28 21:40:16 +010011 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
Dirk Behmebab104e2009-01-28 21:40:16 +010015
16/*
17 * High Level Configuration Options
18 */
Dirk Behmebab104e2009-01-28 21:40:16 +010019#define CONFIG_OMAP 1 /* in a TI OMAP core */
20#define CONFIG_OMAP34XX 1 /* which is a 34XX */
Dirk Behmebab104e2009-01-28 21:40:16 +010021#define CONFIG_OMAP3_ZOOM1 1 /* working with Zoom MDK Rev1 */
Lokesh Vutla56055052013-07-30 11:36:30 +053022#define CONFIG_OMAP_COMMON
Dirk Behmebab104e2009-01-28 21:40:16 +010023
Vaibhav Hiremath558d23d2010-06-07 15:20:34 -040024#define CONFIG_SDRC /* The chip has SDRC controller */
25
Dirk Behmebab104e2009-01-28 21:40:16 +010026#include <asm/arch/cpu.h> /* get chip and board defs */
27#include <asm/arch/omap3.h>
28
Sanjeev Premie32ef2e2009-04-27 21:27:27 +053029/*
30 * Display CPU and Board information
31 */
32#define CONFIG_DISPLAY_CPUINFO 1
33#define CONFIG_DISPLAY_BOARDINFO 1
34
Dirk Behmebab104e2009-01-28 21:40:16 +010035/* Clock Defines */
36#define V_OSCK 26000000 /* Clock output from T2 */
37#define V_SCLK (V_OSCK >> 1)
38
Dirk Behmebab104e2009-01-28 21:40:16 +010039#define CONFIG_MISC_INIT_R
40
41#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
42#define CONFIG_SETUP_MEMORY_TAGS 1
43#define CONFIG_INITRD_TAG 1
44#define CONFIG_REVISION_TAG 1
45
Grant Likely100b8492011-03-28 09:59:07 +000046#define CONFIG_OF_LIBFDT 1
47
Dirk Behmebab104e2009-01-28 21:40:16 +010048/*
49 * Size of malloc() pool
50 */
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -040051#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
Dirk Behmebab104e2009-01-28 21:40:16 +010052 /* Sector */
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -040053#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
Dirk Behmebab104e2009-01-28 21:40:16 +010054
55/*
56 * Hardware drivers
57 */
58
59/*
60 * NS16550 Configuration
61 */
62#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
63
64#define CONFIG_SYS_NS16550
65#define CONFIG_SYS_NS16550_SERIAL
66#define CONFIG_SYS_NS16550_REG_SIZE (-4)
67#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
68
69/*
70 * select serial console configuration
71 */
72#define CONFIG_CONS_INDEX 3
73#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
74#define CONFIG_SERIAL3 3 /* UART3 */
75
76/* allow to overwrite serial and ethaddr */
77#define CONFIG_ENV_OVERWRITE
78#define CONFIG_BAUDRATE 115200
79#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
80 115200}
Tom Rinifba34162011-09-03 21:50:35 -040081#define CONFIG_GENERIC_MMC 1
Dirk Behmebab104e2009-01-28 21:40:16 +010082#define CONFIG_MMC 1
Tom Rinifba34162011-09-03 21:50:35 -040083#define CONFIG_OMAP_HSMMC 1
Dirk Behmebab104e2009-01-28 21:40:16 +010084#define CONFIG_DOS_PARTITION 1
85
Tom Rixdd679ff2009-10-31 12:37:42 -050086/* USB */
87#define CONFIG_MUSB_UDC 1
88#define CONFIG_USB_OMAP3 1
89#define CONFIG_TWL4030_USB 1
90
91/* USB device configuration */
92#define CONFIG_USB_DEVICE 1
93#define CONFIG_USB_TTY 1
94#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
95/* Change these to suit your needs */
96#define CONFIG_USBD_VENDORID 0x0451
97#define CONFIG_USBD_PRODUCTID 0x5678
98#define CONFIG_USBD_MANUFACTURER "Texas Instruments"
99#define CONFIG_USBD_PRODUCT_NAME "Zoom1"
100
Dirk Behmebab104e2009-01-28 21:40:16 +0100101/* commands to include */
102#include <config_cmd_default.h>
103
104#define CONFIG_CMD_EXT2 /* EXT2 Support */
105#define CONFIG_CMD_FAT /* FAT support */
106#define CONFIG_CMD_JFFS2 /* JFFS2 Support */
107
108#define CONFIG_CMD_I2C /* I2C serial bus support */
109#define CONFIG_CMD_MMC /* MMC support */
110#define CONFIG_CMD_NAND /* NAND support */
Nishanth Menoneb7b1882009-02-02 18:20:12 -0600111#define CONFIG_CMD_NAND_LOCK_UNLOCK /* Enable lock/unlock support */
Dirk Behmebab104e2009-01-28 21:40:16 +0100112
113#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
114#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
115#undef CONFIG_CMD_IMI /* iminfo */
116#undef CONFIG_CMD_IMLS /* List all found images */
117#undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
118#undef CONFIG_CMD_NFS /* NFS support */
119
120#define CONFIG_SYS_NO_FLASH
Heiko Schocherf53f2b82013-10-22 11:03:18 +0200121#define CONFIG_SYS_I2C
122#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
123#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
124#define CONFIG_SYS_I2C_OMAP34XX
Dirk Behmebab104e2009-01-28 21:40:16 +0100125
126/*
Tom Rix330a90a2009-06-28 12:52:29 -0500127 * TWL4030
128 */
129#define CONFIG_TWL4030_POWER 1
Tom Rix0f2a8042009-06-28 12:52:30 -0500130#define CONFIG_TWL4030_LED 1
Tom Rix330a90a2009-06-28 12:52:29 -0500131
132/*
Dirk Behmebab104e2009-01-28 21:40:16 +0100133 * Board NAND Info.
134 */
135#define CONFIG_NAND_OMAP_GPMC
136#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
137 /* to access nand */
138#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
139 /* to access nand at */
140 /* CS0 */
Dirk Behmebab104e2009-01-28 21:40:16 +0100141#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
142 /* devices */
Dirk Behmebab104e2009-01-28 21:40:16 +0100143#define CONFIG_JFFS2_NAND
144/* nand device jffs2 lives on */
145#define CONFIG_JFFS2_DEV "nand0"
146/* start of jffs2 partition */
147#define CONFIG_JFFS2_PART_OFFSET 0x680000
148#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
149 /* partition */
150
151/* Environment information */
152#define CONFIG_BOOTDELAY 10
153
154#define CONFIG_EXTRA_ENV_SETTINGS \
155 "loadaddr=0x82000000\0" \
Tom Rixdd679ff2009-10-31 12:37:42 -0500156 "usbtty=cdc_acm\0" \
Dirk Behmebab104e2009-01-28 21:40:16 +0100157 "console=ttyS2,115200n8\0" \
Tom Rinifba34162011-09-03 21:50:35 -0400158 "mmcdev=0\0" \
Dirk Behmebab104e2009-01-28 21:40:16 +0100159 "videomode=1024x768@60,vxres=1024,vyres=768\0" \
160 "videospec=omapfb:vram:2M,vram:4M\0" \
161 "mmcargs=setenv bootargs console=${console} " \
162 "video=${videospec},mode:${videomode} " \
163 "root=/dev/mmcblk0p2 rw " \
164 "rootfstype=ext3 rootwait\0" \
165 "nandargs=setenv bootargs console=${console} " \
166 "video=${videospec},mode:${videomode} " \
167 "root=/dev/mtdblock4 rw " \
168 "rootfstype=jffs2\0" \
Tom Rinifba34162011-09-03 21:50:35 -0400169 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
Dirk Behmebab104e2009-01-28 21:40:16 +0100170 "bootscript=echo Running bootscript from mmc ...; " \
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200171 "source ${loadaddr}\0" \
Tom Rinifba34162011-09-03 21:50:35 -0400172 "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
Dirk Behmebab104e2009-01-28 21:40:16 +0100173 "mmcboot=echo Booting from mmc ...; " \
174 "run mmcargs; " \
175 "bootm ${loadaddr}\0" \
176 "nandboot=echo Booting from nand ...; " \
177 "run nandargs; " \
178 "nand read ${loadaddr} 280000 400000; " \
179 "bootm ${loadaddr}\0" \
180
181#define CONFIG_BOOTCOMMAND \
Andrew Bradforde1c7c8a2012-10-01 05:06:52 +0000182 "mmc dev ${mmcdev}; if mmc rescan; then " \
Dirk Behmebab104e2009-01-28 21:40:16 +0100183 "if run loadbootscript; then " \
184 "run bootscript; " \
185 "else " \
186 "if run loaduimage; then " \
187 "run mmcboot; " \
188 "else run nandboot; " \
189 "fi; " \
190 "fi; " \
191 "else run nandboot; fi"
192
193#define CONFIG_AUTO_COMPLETE 1
194/*
195 * Miscellaneous configurable options
196 */
Dirk Behmebab104e2009-01-28 21:40:16 +0100197#define CONFIG_SYS_LONGHELP /* undef to save memory */
198#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
Robert P. J. Day23f5a2d2009-12-12 12:10:33 -0500199#define CONFIG_SYS_PROMPT "OMAP3 Zoom1 # "
Vaibhav Hiremathe1832902011-09-03 21:24:19 -0400200#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Dirk Behmebab104e2009-01-28 21:40:16 +0100201/* Print Buffer Size */
202#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
203 sizeof(CONFIG_SYS_PROMPT) + 16)
204#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
205/* Boot Argument Buffer Size */
206#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
207
208#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) /* memtest */
209 /* works on */
210#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
211 0x01F00000) /* 31MB */
212
Dirk Behmebab104e2009-01-28 21:40:16 +0100213#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */
214 /* load address */
215
Dirk Behmed42c1882010-11-30 11:10:45 -0500216#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
217#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
218#define CONFIG_SYS_INIT_RAM_SIZE 0x800
219#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
220 CONFIG_SYS_INIT_RAM_SIZE - \
221 GENERATED_GBL_DATA_SIZE)
Dirk Behmebab104e2009-01-28 21:40:16 +0100222/*
Manikandan Pillaie8b16962009-04-21 17:29:05 +0200223 * OMAP3 has 12 GP timers, they can be driven by the system clock
224 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
225 * This rate is divided by a local divisor.
Dirk Behmebab104e2009-01-28 21:40:16 +0100226 */
Manikandan Pillaie8b16962009-04-21 17:29:05 +0200227#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
228#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Dirk Behmebab104e2009-01-28 21:40:16 +0100229
230/*-----------------------------------------------------------------------
Dirk Behmebab104e2009-01-28 21:40:16 +0100231 * Physical Memory Map
232 */
233#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
234#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
Dirk Behmebab104e2009-01-28 21:40:16 +0100235#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
236
Dirk Behmebab104e2009-01-28 21:40:16 +0100237/*-----------------------------------------------------------------------
238 * FLASH and environment organization
239 */
240
241/* **** PISMO SUPPORT *** */
242
243/* Configure the PISMO */
244#define PISMO1_NAND_SIZE GPMC_SIZE_128M
245#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
246
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -0400247#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
Dirk Behmebab104e2009-01-28 21:40:16 +0100248
Luca Ceresoli9783a2c2011-04-20 11:02:05 -0400249#if defined(CONFIG_CMD_NAND)
250#define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
251#endif
Dirk Behmebab104e2009-01-28 21:40:16 +0100252
253/* Monitor at start of flash */
254#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
255#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
256
257#define CONFIG_ENV_IS_IN_NAND 1
258#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
259#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
260
Luca Ceresoli9783a2c2011-04-20 11:02:05 -0400261#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
262#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
Dirk Behmebab104e2009-01-28 21:40:16 +0100263#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
264
Aneesh Vfa5c07a2011-11-21 23:38:59 +0000265#define CONFIG_SYS_CACHELINE_SIZE 64
266
Dirk Behmebab104e2009-01-28 21:40:16 +0100267#endif /* __CONFIG_H */