Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8f7557dee57d903dfdf0f5d677c56b62fa1decd2 / . / board / emk / top860 / u-boot.lds.debug
blob: eec132d38c84f9699a9b51e2574dd7a216722a06 [file] [log] [blame]
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]1/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]6 */
7
8OUTPUT_ARCH(powerpc)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]9/* Do we need any of these for elf?
10 __DYNAMIC = 0; */
11SECTIONS
12{
13 /* Read-only sections, merged into text segment: */
14 . = + SIZEOF_HEADERS;
15 .interp : { *(.interp) }
16 .hash : { *(.hash) }
17 .dynsym : { *(.dynsym) }
18 .dynstr : { *(.dynstr) }
19 .rel.text : { *(.rel.text) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]20 .rela.text : { *(.rela.text) }
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]21 .rel.data : { *(.rel.data) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]22 .rela.data : { *(.rela.data) }
23 .rel.rodata : { *(.rel.rodata) }
24 .rela.rodata : { *(.rela.rodata) }
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]25 .rel.got : { *(.rel.got) }
26 .rela.got : { *(.rela.got) }
27 .rel.ctors : { *(.rel.ctors) }
28 .rela.ctors : { *(.rela.ctors) }
29 .rel.dtors : { *(.rel.dtors) }
30 .rela.dtors : { *(.rela.dtors) }
31 .rel.bss : { *(.rel.bss) }
32 .rela.bss : { *(.rela.bss) }
33 .rel.plt : { *(.rel.plt) }
34 .rela.plt : { *(.rela.plt) }
35 .init : { *(.init) }
36 .plt : { *(.plt) }
37 .text :
38 {
39 /* WARNING - the following is hand-optimized to fit within */
40 /* the sector layout of our flash chips! XXX FIXME XXX */
41
Stefan Roese88fbf932010-04-15 16:07:28 +0200[diff] [blame]42 arch/powerpc/cpu/mpc8xx/start.o (.text)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]43 common/dlmalloc.o (.text)
Peter Tyser685b7f52010-04-12 22:28:05 -0500[diff] [blame]44 lib/vsprintf.o (.text)
45 lib/crc32.o (.text)
Stefan Roese88fbf932010-04-15 16:07:28 +0200[diff] [blame]46 arch/powerpc/lib/extable.o (.text)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]47
48 . = env_offset;
Jean-Christophe PLAGNIOL-VILLARD4436c1e2008-09-10 22:48:01 +0200[diff] [blame]49 common/env_embedded.o(.text)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]50
51 *(.text)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]52 *(.got1)
53 }
54 _etext = .;
55 PROVIDE (etext = .);
56 .rodata :
57 {
58 *(.rodata)
59 *(.rodata1)
Wolfgang Denkaaa7c002005-12-12 16:06:05 +0100[diff] [blame]60 *(.rodata.str1.4)
61 *(.eh_frame)
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]62 }
63 .fini : { *(.fini) } =0
64 .ctors : { *(.ctors) }
65 .dtors : { *(.dtors) }
66
67 /* Read-write section, merged into data segment: */
68 . = (. + 0x0FFF) & 0xFFFFF000;
69 _erotext = .;
70 PROVIDE (erotext = .);
71 .reloc :
72 {
73 *(.got)
74 _GOT2_TABLE_ = .;
75 *(.got2)
76 _FIXUP_TABLE_ = .;
77 *(.fixup)
78 }
79 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
80 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
81
82 .data :
83 {
84 *(.data)
85 *(.data1)
86 *(.sdata)
87 *(.sdata2)
88 *(.dynamic)
89 CONSTRUCTORS
90 }
91 _edata = .;
92 PROVIDE (edata = .);
93
94 __start___ex_table = .;
95 __ex_table : { *(__ex_table) }
96 __stop___ex_table = .;
97
98 . = ALIGN(4096);
99 __init_begin = .;
100 .text.init : { *(.text.init) }
101 .data.init : { *(.data.init) }
102 . = ALIGN(4096);
103 __init_end = .;
104
105 __bss_start = .;
106 .bss :
107 {
108 *(.sbss) *(.scommon)
109 *(.dynbss)
110 *(.bss)
111 *(COMMON)
112 }
Albert ARIBAUD0198f9d2013-03-30 00:19:53 +0000[diff] [blame]113 __bss_end = . ;
wdenkb666c8f2003-03-06 00:58:30 +0000[diff] [blame]114 PROVIDE (end = .);
115}