Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8eaa3c7d842496d0a178813696a5eafb642249e8 / . / include / configs / kontron_sl28.h
blob: 9c3174d0e02ca596cc0155374fe42e5669c78045 [file] [log] [blame]
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
2
Michael Walle8edcefa2022-05-30 23:02:10 +0200[diff] [blame]3#ifndef __SL28_CONFIG_H
4#define __SL28_CONFIG_H
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]5
6#include <asm/arch/stream_id_lsch3.h>
7#include <asm/arch/config.h>
8#include <asm/arch/soc.h>
9
10/* we don't use hwconfig but this has to be defined.. */
11#define HWCONFIG_BUFFER_SIZE 256
12
13/* we don't have secure memory unless we have a BL31 */
14#ifndef CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT
Tom Rini6a5dccc2022-11-16 13:10:41 -0500[diff] [blame]15#undef CFG_SYS_MEM_RESERVE_SECURE
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]16#endif
17
18/* DDR */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]19#define CONFIG_MEM_INIT_VALUE 0xdeadbeef
20
21#define CONFIG_VERY_BIG_RAM
Tom Rini6a5dccc2022-11-16 13:10:41 -0500[diff] [blame]22#define CFG_SYS_DDR_SDRAM_BASE 0x80000000
Tom Rini376b88a2022-10-28 20:27:13 -0400[diff] [blame]23#define CFG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
Tom Rini6a5dccc2022-11-16 13:10:41 -0500[diff] [blame]24#define CFG_SYS_SDRAM_BASE CFG_SYS_DDR_SDRAM_BASE
25#define CFG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]26
27/* early stack pointer */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]28
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]29/* SMP */
30#define CPU_RELEASE_ADDR secondary_boot_addr
31
32/* generic timer */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]33
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]34/* early heap for SPL DM */
Tom Rini376b88a2022-10-28 20:27:13 -0400[diff] [blame]35#define CONFIG_MALLOC_F_ADDR CFG_SYS_FSL_OCRAM_BASE
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]36
37/* serial port */
Tom Rinidf6a2152022-11-16 13:10:28 -0500[diff] [blame]38#define CFG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]39
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]40/* SPL */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]41
Sughosh Ganuccb36462022-04-15 11:29:34 +0530[diff] [blame]42/* GUID for capsule updatable firmware image */
43#define KONTRON_SL28_FIT_IMAGE_GUID \
44 EFI_GUID(0x86ebd44f, 0xfeb8, 0x466f, 0x8b, 0xb8, \
45 0x89, 0x06, 0x18, 0x45, 0x6d, 0x8b)
46
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]47/* environment */
48/* see include/configs/ti_armv7_common.h */
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]49#define ENV_MEM_LAYOUT_SETTINGS \
50 "loadaddr=0x82000000\0" \
51 "kernel_addr_r=0x82000000\0" \
52 "fdt_addr_r=0x88000000\0" \
53 "bootm_size=0x10000000\0" \
54 "pxefile_addr_r=0x80100000\0" \
55 "scriptaddr=0x80000000\0" \
56 "ramdisk_addr_r=0x88080000\0"
57
58#define BOOT_TARGET_DEVICES(func) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]59 func(MMC, mmc, 0) \
Michael Walle654652a2020-12-20 22:35:13 +0100[diff] [blame]60 func(MMC, mmc, 1) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]61 func(NVME, nvme, 0) \
62 func(USB, usb, 0) \
Michael Walle101410e2021-01-08 00:08:59 +0100[diff] [blame]63 func(SCSI, scsi, 0) \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]64 func(DHCP, dhcp, 0) \
65 func(PXE, pxe, 0)
66#include <config_distro_bootcmd.h>
67
68#define CONFIG_EXTRA_ENV_SETTINGS \
69 "env_addr=0x203e0004\0" \
70 "envload=env import -d -b ${env_addr}\0" \
71 "install_rcw=source 20200000\0" \
72 "fdtfile=freescale/fsl-ls1028a-kontron-sl28.dtb\0" \
Michael Walle0b132092021-11-09 14:48:51 +0530[diff] [blame]73 "dfu_alt_info=sf 0:0=u-boot-bin raw 0x210000 0x1d0000;" \
74 "u-boot-env raw 0x3e0000 0x20000\0" \
Michael Walle36ba7642020-10-15 23:08:57 +0200[diff] [blame]75 ENV_MEM_LAYOUT_SETTINGS \
76 BOOTENV
77
Michael Walle8edcefa2022-05-30 23:02:10 +0200[diff] [blame]78#endif /* __SL28_CONFIG_H */