blob: b65d0c1cddd29d629d537daa94b6de29962a64f8 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Michal Simeka057d222018-03-28 14:37:47 +02002/*
3 * Configuration for Xilinx ZynqMP zcu100
4 *
5 * (C) Copyright 2015 - 2016 Xilinx, Inc.
6 * Michal Simek <michal.simek@xilinx.com>
Michal Simeka057d222018-03-28 14:37:47 +02007 */
8
9#ifndef __CONFIG_ZYNQMP_ZCU100_H
10#define __CONFIG_ZYNQMP_ZCU100_H
11
12/* FIXME Will go away soon */
13#define CONFIG_SYS_I2C_MAX_HOPS 1
14#define CONFIG_SYS_NUM_I2C_BUSES 9
15#define CONFIG_SYS_I2C_BUSES { \
16 {0, {I2C_NULL_HOP} }, \
17 {0, {{I2C_MUX_PCA9548, 0x75, 0} } }, \
18 {0, {{I2C_MUX_PCA9548, 0x75, 1} } }, \
19 {0, {{I2C_MUX_PCA9548, 0x75, 2} } }, \
20 {0, {{I2C_MUX_PCA9548, 0x75, 3} } }, \
21 {0, {{I2C_MUX_PCA9548, 0x75, 4} } }, \
22 {0, {{I2C_MUX_PCA9548, 0x75, 5} } }, \
23 {0, {{I2C_MUX_PCA9548, 0x75, 6} } }, \
24 {0, {{I2C_MUX_PCA9548, 0x75, 7} } }, \
25 }
26
Michal Simeka057d222018-03-28 14:37:47 +020027#define CONFIG_USB_HOST_ETHER
28#define CONFIG_USB_ETHER_ASIX
29
30#include <configs/xilinx_zynqmp.h>
31
32#endif /* __CONFIG_ZYNQMP_ZCU100_H */