blob: 43f986342dec193c0ba61af6cf7ecae79911e8bf [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Christoph Fritzd1708642016-11-29 16:13:40 +01002/*
3 * Copyright (C) 2016 samtec automotive software & electronics gmbh
4 *
5 * Configuration settings for the Samtec VIN|ING 2000 board.
Christoph Fritzd1708642016-11-29 16:13:40 +01006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include "mx6_common.h"
12
13#ifdef CONFIG_SPL
14#include "imx6_spl.h"
15#endif
16
17/* Size of malloc() pool */
18#define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
19
Christoph Fritzd1708642016-11-29 16:13:40 +010020#define CONFIG_MXC_UART
21#define CONFIG_MXC_UART_BASE UART1_BASE
22
23#define BOOT_TARGET_DEVICES(func) \
24 func(MMC, mmc, 0) \
25 func(MMC, mmc, 1) \
26 func(USB, usb, 0) \
27 func(PXE, pxe, na) \
28 func(DHCP, dhcp, na)
29#include <config_distro_bootcmd.h>
30
31/* Miscellaneous configurable options */
32#define CONFIG_SYS_MEMTEST_START 0x80000000
33#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
34
Christoph Fritzd1708642016-11-29 16:13:40 +010035/* Physical Memory Map */
36#define CONFIG_NR_DRAM_BANKS 1
37#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
38
39#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
40#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
41#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
42
43#define CONFIG_SYS_INIT_SP_OFFSET \
44 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
45#define CONFIG_SYS_INIT_SP_ADDR \
46 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
47
48/* MMC Configuration */
49#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
50
51/* I2C Configs */
52#define CONFIG_SYS_I2C
53#define CONFIG_SYS_I2C_MXC
54#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
55#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
56#define CONFIG_SYS_I2C_SPEED 100000
57
58/* PMIC */
59#define CONFIG_POWER
60#define CONFIG_POWER_I2C
61#define CONFIG_POWER_PFUZE100
62#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
63
64/* Network */
65#define CONFIG_FEC_MXC
66#define CONFIG_MII
67
68#define IMX_FEC_BASE ENET_BASE_ADDR
69#define CONFIG_FEC_MXC_PHYADDR 0x0
70
71#define CONFIG_FEC_XCV_TYPE RMII
72#define CONFIG_ETHPRIME "FEC"
73
Christoph Fritzd1708642016-11-29 16:13:40 +010074#define CONFIG_PHY_ATHEROS
75
76#ifdef CONFIG_CMD_USB
Christoph Fritzd1708642016-11-29 16:13:40 +010077#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
Christoph Fritzd1708642016-11-29 16:13:40 +010078#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
79#define CONFIG_MXC_USB_FLAGS 0
80#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
81#endif
82
Christoph Fritzd1708642016-11-29 16:13:40 +010083#ifdef CONFIG_CMD_PCI
84#define CONFIG_PCI_SCAN_SHOW
85#define CONFIG_PCIE_IMX
86#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(4, 6)
87#endif
88
89#define CONFIG_IMX_THERMAL
90
91#define CONFIG_PWM_IMX
92#define CONFIG_IMX6_PWM_PER_CLK 66000000
Christoph Fritzd1708642016-11-29 16:13:40 +010093
Christoph Fritzd1708642016-11-29 16:13:40 +010094#define CONFIG_ENV_OFFSET (8 * SZ_64K)
95#define CONFIG_ENV_SIZE SZ_8K
96#define CONFIG_ENV_OFFSET_REDUND (9 * SZ_64K)
97#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
Christoph Fritzd1708642016-11-29 16:13:40 +010098
99#ifdef CONFIG_ENV_IS_IN_MMC
100#define CONFIG_SUPPORT_EMMC_BOOT
Christoph Fritzd1708642016-11-29 16:13:40 +0100101#define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC4 eMMC */
102/* 0=user, 1=boot0, 2=boot1, * 4..7=general0..3. */
103#define CONFIG_SYS_MMC_ENV_PART 1 /* boot0 */
104#endif
105
106#endif /* __CONFIG_H */