blob: 811e9a04c6e31bd88ab1532ceb2ac7257c5f7723 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Jaehoon Chung7aff9672012-10-15 19:10:31 +00002/*
3 * (C) Copyright 2012 SAMSUNG Electronics
4 * Jaehoon Chung <jh80.chung@samsung.com>
Jaehoon Chung7aff9672012-10-15 19:10:31 +00005 */
6
Sam Protsenko8d49cfb2024-08-07 22:14:22 -05007#ifndef __ASM_ARM_ARCH_DWMMC_H
8#define __ASM_ARM_ARCH_DWMMC_H
9
Jaehoon Chung7aff9672012-10-15 19:10:31 +000010#define DWMCI_CLKSEL 0x09C
Jaehoon Chung7aff9672012-10-15 19:10:31 +000011#define DWMCI_SET_SAMPLE_CLK(x) (x)
12#define DWMCI_SET_DRV_CLK(x) ((x) << 16)
13#define DWMCI_SET_DIV_RATIO(x) ((x) << 24)
14
Rajeshwari Shinde70163092013-10-29 12:53:13 +053015#define EMMCP_MPSBEGIN0 0x1200
16#define EMMCP_SEND0 0x1204
17#define EMMCP_CTRL0 0x120C
18
19#define MPSCTRL_SECURE_READ_BIT (0x1<<7)
20#define MPSCTRL_SECURE_WRITE_BIT (0x1<<6)
21#define MPSCTRL_NON_SECURE_READ_BIT (0x1<<5)
22#define MPSCTRL_NON_SECURE_WRITE_BIT (0x1<<4)
23#define MPSCTRL_USE_FUSE_KEY (0x1<<3)
24#define MPSCTRL_ECB_MODE (0x1<<2)
25#define MPSCTRL_ENCRYPTION (0x1<<1)
26#define MPSCTRL_VALID (0x1<<0)
27
Rajeshwari S Shindeccfa20b2014-02-05 10:48:15 +053028/* CLKSEL Register */
29#define DWMCI_DIVRATIO_BIT 24
30#define DWMCI_DIVRATIO_MASK 0x7
Sam Protsenko8d49cfb2024-08-07 22:14:22 -050031
32#endif /* __ASM_ARM_ARCH_DWMMC_H */