blob: 234e90a86831445d2dfb7e297cfd3c25d3cdca8e [file] [log] [blame]
Minkyu Kangae6f0c62009-07-20 11:40:01 +09001/*
SRICHARAN R8d242922012-03-12 19:49:32 +00002 *
3 * Common layer for reset related functionality of OMAP based socs.
4 *
5 * (C) Copyright 2012
6 * Texas Instruments, <www.ti.com>
7 *
8 * Sricharan R <r.sricharan@ti.com>
Minkyu Kangae6f0c62009-07-20 11:40:01 +09009 *
10 * See file CREDITS for list of people who contributed to this
11 * project.
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License as
15 * published by the Free Software Foundation; either version 2 of
16 * the License, or (at your option) any later version.
17 *
18 * This program is distributed in the hope that it will be useful,
19 * but WITHOUT ANY WARRANTY; without even the implied warranty of
20 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
21 * GNU General Public License for more details.
22 *
23 * You should have received a copy of the GNU General Public License
24 * along with this program; if not, write to the Free Software
25 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
26 * MA 02111-1307 USA
27 */
Minkyu Kangae6f0c62009-07-20 11:40:01 +090028#include <config.h>
SRICHARAN R8d242922012-03-12 19:49:32 +000029#include <asm/io.h>
30#include <asm/arch/cpu.h>
31#include <linux/compiler.h>
Minkyu Kangae6f0c62009-07-20 11:40:01 +090032
SRICHARAN R8d242922012-03-12 19:49:32 +000033void __weak reset_cpu(unsigned long ignored)
34{
35 writel(PRM_RSTCTRL_RESET, PRM_RSTCTRL);
36}