Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8b7adf848f456beb900934726736ccb44fd26e03 / . / configs / at91sam9g20ek_dataflash_cs0_defconfig
blob: 6af3e3181880436651338dcc581beae7081b4242 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]2CONFIG_ARCH_AT91=y
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]3CONFIG_TARGET_AT91SAM9260EK=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x2000
5CONFIG_DEFAULT_DEVICE_TREE="at91sam9g20ek"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]6CONFIG_DEBUG_UART=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]7CONFIG_SYS_EXTRA_OPTIONS="AT91SAM9G20,SYS_USE_DATAFLASH_CS0"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]8CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]9CONFIG_USE_BOOTARGS=y
10CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/mtdblock0 mtdparts=atmel_nand:-(root) rw rootfstype=jffs2"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]11# CONFIG_DISPLAY_BOARDINFO is not set
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]12CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]13# CONFIG_CMD_BDI is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]14CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]15# CONFIG_CMD_IMI is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]16# CONFIG_CMD_FPGA is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]17# CONFIG_CMD_LOADS is not set
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]18CONFIG_CMD_NAND=y
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]19CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]20CONFIG_CMD_USB=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]21# CONFIG_CMD_SOURCE is not set
22# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]23CONFIG_CMD_DHCP=y
24CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]25CONFIG_CMD_FAT=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]26CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]27CONFIG_ENV_IS_IN_SPI_FLASH=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]28CONFIG_DM=y
29CONFIG_CLK=y
30CONFIG_CLK_AT91=y
31CONFIG_DM_GPIO=y
32CONFIG_AT91_GPIO=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]33# CONFIG_MMC is not set
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]34CONFIG_DM_SPI_FLASH=y
35CONFIG_SPI_FLASH=y
36CONFIG_SPI_FLASH_ATMEL=y
37CONFIG_SPI_FLASH_DATAFLASH=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]38CONFIG_DM_ETH=y
39CONFIG_MACB=y
40CONFIG_PINCTRL=y
41CONFIG_PINCTRL_AT91=y
42CONFIG_DM_SERIAL=y
Wenyou Yangde56d372017-04-18 15:18:49 +0800[diff] [blame]43CONFIG_DEBUG_UART_ATMEL=y
44CONFIG_DEBUG_UART_BASE=0xfffff200
45CONFIG_DEBUG_UART_CLOCK=132000000
46CONFIG_DEBUG_UART_BOARD_INIT=y
47CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yang9c4fbd52017-04-18 15:18:47 +0800[diff] [blame]48CONFIG_ATMEL_USART=y
Wenyou.Yang@microchip.come4ac71b2017-07-21 13:40:11 +0800[diff] [blame]49CONFIG_DM_SPI=y
50CONFIG_ATMEL_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]51CONFIG_TIMER=y
52CONFIG_ATMEL_PIT_TIMER=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]53CONFIG_USB=y
54CONFIG_USB_STORAGE=y