blob: c4ee8c933d99c7db253f395315e2cf0d64fa8869 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
wdenke65527f2004-02-12 00:47:09 +00002/*
3 * Configuation settings for the Motorola MC5272C3 board.
4 *
5 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
wdenke65527f2004-02-12 00:47:09 +00006 */
wdenkabf7a7c2003-12-08 01:34:36 +00007
wdenke65527f2004-02-12 00:47:09 +00008/*
9 * board/config.h - configuration options, board specific
10 */
wdenkabf7a7c2003-12-08 01:34:36 +000011
wdenke65527f2004-02-12 00:47:09 +000012#ifndef _M5272C3_H
13#define _M5272C3_H
14
15/*
16 * High Level Configuration Options
17 * (easy to change)
18 */
TsiChungLiew1692b482007-08-15 20:32:06 -050019#define CONFIG_MCFTMR
wdenkabf7a7c2003-12-08 01:34:36 +000020
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020021#define CONFIG_SYS_UART_PORT (0)
wdenke65527f2004-02-12 00:47:09 +000022
wdenke65527f2004-02-12 00:47:09 +000023#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
24
TsiChungLiew1692b482007-08-15 20:32:06 -050025#undef CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */
wdenke65527f2004-02-12 00:47:09 +000026
27/* Configuration for environment
28 * Environment is embedded in u-boot in the second sector of the flash
29 */
wdenke65527f2004-02-12 00:47:09 +000030
angelo@sysam.it6312a952015-03-29 22:54:16 +020031#define LDS_BOARD_TEXT \
Simon Glass547cb402017-08-03 12:21:49 -060032 . = DEFINED(env_offset) ? env_offset : .; \
33 env/embedded.o(.text);
angelo@sysam.it6312a952015-03-29 22:54:16 +020034
TsiChungLiew1692b482007-08-15 20:32:06 -050035#ifdef CONFIG_MCFFEC
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020036# define CONFIG_SYS_DISCOVER_PHY
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020037/* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
38# ifndef CONFIG_SYS_DISCOVER_PHY
TsiChungLiew1692b482007-08-15 20:32:06 -050039# define FECDUPLEX FULL
40# define FECSPEED _100BASET
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041# endif /* CONFIG_SYS_DISCOVER_PHY */
TsiChungLiew1692b482007-08-15 20:32:06 -050042#endif
43
44#ifdef CONFIG_MCFFEC
TsiChungLiew1692b482007-08-15 20:32:06 -050045# define CONFIG_IPADDR 192.162.1.2
46# define CONFIG_NETMASK 255.255.255.0
47# define CONFIG_SERVERIP 192.162.1.1
48# define CONFIG_GATEWAYIP 192.162.1.1
TsiChungLiew1692b482007-08-15 20:32:06 -050049#endif /* CONFIG_MCFFEC */
50
Mario Six790d8442018-03-28 14:38:20 +020051#define CONFIG_HOSTNAME "M5272C3"
TsiChungLiew1692b482007-08-15 20:32:06 -050052#define CONFIG_EXTRA_ENV_SETTINGS \
53 "netdev=eth0\0" \
54 "loadaddr=10000\0" \
55 "u-boot=u-boot.bin\0" \
56 "load=tftp ${loadaddr) ${u-boot}\0" \
57 "upd=run load; run prog\0" \
58 "prog=prot off ffe00000 ffe3ffff;" \
59 "era ffe00000 ffe3ffff;" \
60 "cp.b ${loadaddr} ffe00000 ${filesize};"\
61 "save\0" \
62 ""
wdenke65527f2004-02-12 00:47:09 +000063
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020064#define CONFIG_SYS_CLK 66000000
wdenke65527f2004-02-12 00:47:09 +000065
66/*
67 * Low Level Configuration Settings
68 * (address mappings, register initial values, etc.)
69 * You should know what you are doing if you make changes here.
70 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020071#define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */
72#define CONFIG_SYS_SCR 0x0003
73#define CONFIG_SYS_SPR 0xffff
wdenke65527f2004-02-12 00:47:09 +000074
wdenke65527f2004-02-12 00:47:09 +000075/*-----------------------------------------------------------------------
76 * Definitions for initial stack pointer and data area (in DPRAM)
77 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020078#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +020079#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */
Wolfgang Denk0191e472010-10-26 14:34:52 +020080#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020081#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenke65527f2004-02-12 00:47:09 +000082
83/*-----------------------------------------------------------------------
84 * Start addresses for the final memory configuration
85 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020086 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenke65527f2004-02-12 00:47:09 +000087 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020088#define CONFIG_SYS_SDRAM_BASE 0x00000000
89#define CONFIG_SYS_SDRAM_SIZE 4 /* SDRAM size in MB */
90#define CONFIG_SYS_FLASH_BASE 0xffe00000
wdenke65527f2004-02-12 00:47:09 +000091
92#ifdef CONFIG_MONITOR_IS_IN_RAM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020093#define CONFIG_SYS_MONITOR_BASE 0x20000
wdenke65527f2004-02-12 00:47:09 +000094#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020095#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
wdenke65527f2004-02-12 00:47:09 +000096#endif
97
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020098#define CONFIG_SYS_MONITOR_LEN 0x20000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020099#define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
wdenke65527f2004-02-12 00:47:09 +0000100
101/*
102 * For booting Linux, the board info and command line data
103 * have to be in the first 8 MB of memory, since this is
104 * the maximum mapped by the Linux kernel during initialization ??
105 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200106#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
wdenke65527f2004-02-12 00:47:09 +0000107
TsiChung Liew12b340a2008-10-21 14:19:26 +0000108/*
wdenke65527f2004-02-12 00:47:09 +0000109 * FLASH organization
110 */
TsiChung Liew12b340a2008-10-21 14:19:26 +0000111#ifdef CONFIG_SYS_FLASH_CFI
TsiChung Liew12b340a2008-10-21 14:19:26 +0000112# define CONFIG_SYS_FLASH_SIZE 0x800000 /* Max size that the board might have */
113# define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
TsiChung Liew12b340a2008-10-21 14:19:26 +0000114# define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */
TsiChung Liew12b340a2008-10-21 14:19:26 +0000115#endif
wdenke65527f2004-02-12 00:47:09 +0000116
117/*-----------------------------------------------------------------------
118 * Cache Configuration
119 */
wdenke65527f2004-02-12 00:47:09 +0000120
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600121#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200122 CONFIG_SYS_INIT_RAM_SIZE - 8)
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600123#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200124 CONFIG_SYS_INIT_RAM_SIZE - 4)
TsiChung Liew0ee47d42010-03-11 22:12:53 -0600125#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINV | CF_CACR_INVI)
126#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
127 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
128 CF_ACR_EN | CF_ACR_SM_ALL)
129#define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CINV | \
130 CF_CACR_DISD | CF_CACR_INVI | \
131 CF_CACR_CEIB | CF_CACR_DCM | \
132 CF_CACR_EUSP)
133
wdenke65527f2004-02-12 00:47:09 +0000134/*-----------------------------------------------------------------------
wdenke65527f2004-02-12 00:47:09 +0000135 * Port configuration
136 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200137#define CONFIG_SYS_PACNT 0x00000000
138#define CONFIG_SYS_PADDR 0x0000
139#define CONFIG_SYS_PADAT 0x0000
140#define CONFIG_SYS_PBCNT 0x55554155 /* Ethernet/UART configuration */
141#define CONFIG_SYS_PBDDR 0x0000
142#define CONFIG_SYS_PBDAT 0x0000
143#define CONFIG_SYS_PDCNT 0x00000000
TsiChungLiew1692b482007-08-15 20:32:06 -0500144#endif /* _M5272C3_H */