Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8aee3d619089e7dfe48fac4d0fbe455df52eee95 / . / arch / arm / include / asm / arch-rockchip / grf_rv1108.h
blob: 9f42fbde8dc1413198119426528151b1502c8d7e [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]2/*
3 * (C) Copyright 2016 Rockchip Electronics Co., Ltd
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]4 */
5#ifndef _ASM_ARCH_GRF_RV1108_H
6#define _ASM_ARCH_GRF_RV1108_H
7
8#include <common.h>
9
10struct rv1108_grf {
11 u32 reserved[4];
12 u32 gpio1a_iomux;
13 u32 gpio1b_iomux;
14 u32 gpio1c_iomux;
15 u32 gpio1d_iomux;
16 u32 gpio2a_iomux;
17 u32 gpio2b_iomux;
18 u32 gpio2c_iomux;
19 u32 gpio2d_iomux;
20 u32 gpio3a_iomux;
21 u32 gpio3b_iomux;
22 u32 gpio3c_iomux;
23 u32 gpio3d_iomux;
24 u32 reserved1[52];
25 u32 gpio1a_pull;
26 u32 gpio1b_pull;
27 u32 gpio1c_pull;
28 u32 gpio1d_pull;
29 u32 gpio2a_pull;
30 u32 gpio2b_pull;
31 u32 gpio2c_pull;
32 u32 gpio2d_pull;
33 u32 gpio3a_pull;
34 u32 gpio3b_pull;
35 u32 gpio3c_pull;
36 u32 gpio3d_pull;
37 u32 reserved2[52];
38 u32 gpio1a_drv;
39 u32 gpio1b_drv;
40 u32 gpio1c_drv;
41 u32 gpio1d_drv;
42 u32 gpio2a_drv;
43 u32 gpio2b_drv;
44 u32 gpio2c_drv;
45 u32 gpio2d_drv;
46 u32 gpio3a_drv;
47 u32 gpio3b_drv;
48 u32 gpio3c_drv;
49 u32 gpio3d_drv;
50 u32 reserved3[50];
51 u32 gpio1l_sr;
52 u32 gpio1h_sr;
53 u32 gpio2l_sr;
54 u32 gpio2h_sr;
55 u32 gpio3l_sr;
56 u32 gpio3h_sr;
57 u32 reserved4[26];
58 u32 gpio1l_smt;
59 u32 gpio1h_smt;
60 u32 gpio2l_smt;
61 u32 gpio2h_smt;
62 u32 gpio3l_smt;
63 u32 gpio3h_smt;
64 u32 reserved5[24];
65 u32 soc_con0;
66 u32 soc_con1;
67 u32 soc_con2;
68 u32 soc_con3;
69 u32 soc_con4;
70 u32 soc_con5;
71 u32 soc_con6;
72 u32 soc_con7;
73 u32 soc_con8;
74 u32 soc_con9;
75 u32 soc_con10;
76 u32 soc_con11;
77 u32 reserved6[20];
78 u32 soc_status0;
79 u32 soc_status1;
80 u32 reserved7[30];
81 u32 cpu_con0;
82 u32 cpu_con1;
83 u32 reserved8[30];
84 u32 os_reg0;
85 u32 os_reg1;
86 u32 os_reg2;
87 u32 os_reg3;
88 u32 reserved9[29];
89 u32 ddr_status;
90 u32 reserved10[30];
91 u32 sig_det_con;
92 u32 reserved11[3];
93 u32 sig_det_status;
94 u32 reserved12[3];
95 u32 sig_det_clr;
96 u32 reserved13[23];
97 u32 host_con0;
98 u32 host_con1;
99 u32 reserved14[2];
100 u32 dma_con0;
101 u32 dma_con1;
David Wua6ce7302018-01-13 13:53:56 +0800[diff] [blame]102 u32 reserved15[59];
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]103 u32 uoc_status;
David Wua6ce7302018-01-13 13:53:56 +0800[diff] [blame]104 u32 reserved16[2];
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]105 u32 host_status;
David Wua6ce7302018-01-13 13:53:56 +0800[diff] [blame]106 u32 reserved17[59];
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]107 u32 gmac_con0;
David Wua6ce7302018-01-13 13:53:56 +0800[diff] [blame]108 u32 reserved18[191];
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]109 u32 chip_id;
110};
David Wua6ce7302018-01-13 13:53:56 +0800[diff] [blame]111
112check_member(rv1108_grf, chip_id, 0x0c00);
Andy Yan96c3da92017-06-01 18:00:10 +0800[diff] [blame]113#endif