blob: 126907f445c093c7a096e3a94f031ea8741daf0f [file] [log] [blame]
Stelian Pop61e69d72008-05-08 20:52:22 +02001/*
2 * (C) Copyright 2007-2008
3 * Stelian Pop <stelian.pop@leadtechdesign.com>
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
6 * Configuation settings for the AT91SAM9261EK board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/* ARM asynchronous clock */
Xu, Hong0a614942011-07-31 22:49:00 +000031#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
Achim Ehrlich443873d2010-02-24 10:29:16 +010032#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* 18.432 MHz crystal */
Xu, Hong0a614942011-07-31 22:49:00 +000033#define CONFIG_SYS_HZ 1000
Stelian Pop61e69d72008-05-08 20:52:22 +020034
Xu, Hong0a614942011-07-31 22:49:00 +000035#ifdef CONFIG_AT91SAM9G10
36#define CONFIG_AT91SAM9G10EK /* It's an Atmel AT91SAM9G10 EK*/
Sedji Gaouaou97a031b2009-06-25 17:04:15 +020037#else
Xu, Hong0a614942011-07-31 22:49:00 +000038#define CONFIG_AT91SAM9261EK /* It's an Atmel AT91SAM9261 EK*/
Sedji Gaouaou97a031b2009-06-25 17:04:15 +020039#endif
Xu, Hong0a614942011-07-31 22:49:00 +000040
41#include <asm/hardware.h>
42
Jean-Christophe PLAGNIOL-VILLARD23164f12009-04-16 21:30:44 +020043#define CONFIG_ARCH_CPU_INIT
Stelian Pop61e69d72008-05-08 20:52:22 +020044#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
45
Xu, Hong0a614942011-07-31 22:49:00 +000046#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
47#define CONFIG_SETUP_MEMORY_TAGS
48#define CONFIG_INITRD_TAG
Stelian Pop61e69d72008-05-08 20:52:22 +020049
50#define CONFIG_SKIP_LOWLEVEL_INIT
Stelian Pop61e69d72008-05-08 20:52:22 +020051
Xu, Hong0a614942011-07-31 22:49:00 +000052#define CONFIG_DISPLAY_CPUINFO
53
54#define CONFIG_ATMEL_LEGACY
55#define CONFIG_SYS_TEXT_BASE 0x21f00000
56
Stelian Pop61e69d72008-05-08 20:52:22 +020057/*
58 * Hardware drivers
59 */
Xu, Hong0a614942011-07-31 22:49:00 +000060
61/* gpio */
62#define CONFIG_AT91_GPIO
63#define CONFIG_AT91_GPIO_PULLUP 1
64
65/* serial console */
66#define CONFIG_ATMEL_USART
67#define CONFIG_USART_BASE ATMEL_BASE_DBGU
68#define CONFIG_USART_ID ATMEL_ID_SYS
69#define CONFIG_BAUDRATE 115200
70#define CONFIG_SYS_BAUDRATE_TABLE {115200, 57600, 38400, 19200, 9600}
Stelian Pop61e69d72008-05-08 20:52:22 +020071
Stelian Pop905ed222008-05-08 14:52:30 +020072/* LCD */
Xu, Hong0a614942011-07-31 22:49:00 +000073#define CONFIG_LCD
Stelian Pop905ed222008-05-08 14:52:30 +020074#define LCD_BPP LCD_COLOR8
Xu, Hong0a614942011-07-31 22:49:00 +000075#define CONFIG_LCD_LOGO
Stelian Pop905ed222008-05-08 14:52:30 +020076#undef LCD_TEST_PATTERN
Xu, Hong0a614942011-07-31 22:49:00 +000077#define CONFIG_LCD_INFO
78#define CONFIG_LCD_INFO_BELOW_LOGO
79#define CONFIG_SYS_WHITE_ON_BLACK
80#define CONFIG_ATMEL_LCD
Sedji Gaouaou97a031b2009-06-25 17:04:15 +020081#ifdef CONFIG_AT91SAM9261EK
Xu, Hong0a614942011-07-31 22:49:00 +000082#define CONFIG_ATMEL_LCD_BGR555
Sedji Gaouaou97a031b2009-06-25 17:04:15 +020083#endif
Xu, Hong0a614942011-07-31 22:49:00 +000084
85#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Stelian Pop905ed222008-05-08 14:52:30 +020086
Jean-Christophe PLAGNIOL-VILLARD476d10e2009-03-21 21:08:00 +010087/* LED */
88#define CONFIG_AT91_LED
89#define CONFIG_RED_LED AT91_PIN_PA23 /* this is the power led */
90#define CONFIG_GREEN_LED AT91_PIN_PA13 /* this is the user1 led */
91#define CONFIG_YELLOW_LED AT91_PIN_PA14 /* this is the user2 led */
92
Stelian Pop61e69d72008-05-08 20:52:22 +020093#define CONFIG_BOOTDELAY 3
94
Stelian Pop61e69d72008-05-08 20:52:22 +020095/*
96 * BOOTP options
97 */
Xu, Hong0a614942011-07-31 22:49:00 +000098#define CONFIG_BOOTP_BOOTFILESIZE
99#define CONFIG_BOOTP_BOOTPATH
100#define CONFIG_BOOTP_GATEWAY
101#define CONFIG_BOOTP_HOSTNAME
Stelian Pop61e69d72008-05-08 20:52:22 +0200102
103/*
104 * Command line configuration.
105 */
106#include <config_cmd_default.h>
107#undef CONFIG_CMD_BDI
Stelian Pop61e69d72008-05-08 20:52:22 +0200108#undef CONFIG_CMD_FPGA
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200109#undef CONFIG_CMD_IMI
Stelian Pop61e69d72008-05-08 20:52:22 +0200110#undef CONFIG_CMD_IMLS
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200111#undef CONFIG_CMD_LOADS
112#undef CONFIG_CMD_SOURCE
Stelian Pop61e69d72008-05-08 20:52:22 +0200113
Xu, Hong0a614942011-07-31 22:49:00 +0000114#define CONFIG_CMD_PING
115#define CONFIG_CMD_DHCP
116#define CONFIG_CMD_NAND
117#define CONFIG_CMD_USB
Stelian Pop61e69d72008-05-08 20:52:22 +0200118
119/* SDRAM */
120#define CONFIG_NR_DRAM_BANKS 1
Xu, Hong0a614942011-07-31 22:49:00 +0000121#define CONFIG_SYS_SDRAM_BASE 0x20000000
122#define CONFIG_SYS_SDRAM_SIZE 0x04000000
123#define CONFIG_SYS_INIT_SP_ADDR \
124 (ATMEL_BASE_SRAM + 0x1000 - GENERATED_GBL_DATA_SIZE)
Stelian Pop61e69d72008-05-08 20:52:22 +0200125
126/* DataFlash */
Jean-Christophe PLAGNIOL-VILLARDe5437ac2009-03-27 23:26:44 +0100127#define CONFIG_ATMEL_DATAFLASH_SPI
Xu, Hong0a614942011-07-31 22:49:00 +0000128#define CONFIG_HAS_DATAFLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200129#define CONFIG_SYS_SPI_WRITE_TOUT (5*CONFIG_SYS_HZ)
130#define CONFIG_SYS_MAX_DATAFLASH_BANKS 2
131#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
132#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS3 0xD0000000 /* CS3 */
Xu, Hong0a614942011-07-31 22:49:00 +0000133#define AT91_SPI_CLK 15000000
134#define DATAFLASH_TCSS (0x1a << 16)
135#define DATAFLASH_TCHS (0x1 << 24)
Stelian Pop61e69d72008-05-08 20:52:22 +0200136
137/* NAND flash */
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +0100138#ifdef CONFIG_CMD_NAND
139#define CONFIG_NAND_ATMEL
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200140#define CONFIG_SYS_MAX_NAND_DEVICE 1
141#define CONFIG_SYS_NAND_BASE 0x40000000
Xu, Hong0a614942011-07-31 22:49:00 +0000142#define CONFIG_SYS_NAND_DBW_8
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +0100143/* our ALE is AD22 */
144#define CONFIG_SYS_NAND_MASK_ALE (1 << 22)
145/* our CLE is AD21 */
146#define CONFIG_SYS_NAND_MASK_CLE (1 << 21)
147#define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
148#define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC15
Wolfgang Denk1f797742009-07-18 21:52:24 +0200149
Jean-Christophe PLAGNIOL-VILLARDc9539ba2009-03-22 10:22:34 +0100150#endif
Stelian Pop61e69d72008-05-08 20:52:22 +0200151
152/* NOR flash - no real flash on this board */
Xu, Hong0a614942011-07-31 22:49:00 +0000153#define CONFIG_SYS_NO_FLASH
Stelian Pop61e69d72008-05-08 20:52:22 +0200154
155/* Ethernet */
Xu, Hong0a614942011-07-31 22:49:00 +0000156#define CONFIG_NET_MULTI
157#define CONFIG_DRIVER_DM9000
Stelian Pop61e69d72008-05-08 20:52:22 +0200158#define CONFIG_DM9000_BASE 0x30000000
159#define DM9000_IO CONFIG_DM9000_BASE
160#define DM9000_DATA (CONFIG_DM9000_BASE + 4)
Xu, Hong0a614942011-07-31 22:49:00 +0000161#define CONFIG_DM9000_USE_16BIT
162#define CONFIG_DM9000_NO_SROM
Stelian Pop61e69d72008-05-08 20:52:22 +0200163#define CONFIG_NET_RETRY_COUNT 20
Xu, Hong0a614942011-07-31 22:49:00 +0000164#define CONFIG_RESET_PHY_R
Stelian Pop61e69d72008-05-08 20:52:22 +0200165
166/* USB */
Jean-Christophe PLAGNIOL-VILLARDd42643f2009-03-27 23:26:44 +0100167#define CONFIG_USB_ATMEL
Xu, Hong0a614942011-07-31 22:49:00 +0000168#define CONFIG_USB_OHCI_NEW
169#define CONFIG_DOS_PARTITION
170#define CONFIG_SYS_USB_OHCI_CPU_INIT
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200171#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 /* AT91SAM9261_UHP_BASE */
Sedji Gaouaou97a031b2009-06-25 17:04:15 +0200172#ifdef CONFIG_AT91SAM9G10EK
173#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g10"
174#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200175#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9261"
Sedji Gaouaou97a031b2009-06-25 17:04:15 +0200176#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200177#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Xu, Hong0a614942011-07-31 22:49:00 +0000178#define CONFIG_USB_STORAGE
179#define CONFIG_CMD_FAT
Stelian Pop61e69d72008-05-08 20:52:22 +0200180
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
Stelian Pop61e69d72008-05-08 20:52:22 +0200182
Xu, Hong0a614942011-07-31 22:49:00 +0000183#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200184#define CONFIG_SYS_MEMTEST_END 0x23e00000
Stelian Pop61e69d72008-05-08 20:52:22 +0200185
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200186#ifdef CONFIG_SYS_USE_DATAFLASH_CS0
Stelian Pop61e69d72008-05-08 20:52:22 +0200187
188/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Xu, Hong0a614942011-07-31 22:49:00 +0000189#define CONFIG_ENV_IS_IN_DATAFLASH
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200190#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + 0x8400)
Nicolas Ferre09e10902008-12-06 13:11:14 +0100191#define CONFIG_ENV_OFFSET 0x4200
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200192#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200193#define CONFIG_ENV_SIZE 0x4200
Stelian Pop61e69d72008-05-08 20:52:22 +0200194#define CONFIG_BOOTCOMMAND "cp.b 0xC0042000 0x22000000 0x210000; bootm"
195#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
196 "root=/dev/mtdblock0 " \
Albin Tonnerreeaa6db22009-07-22 18:30:03 +0200197 "mtdparts=atmel_nand:-(root) " \
Stelian Pop61e69d72008-05-08 20:52:22 +0200198 "rw rootfstype=jffs2"
199
Nicolas Ferre09e10902008-12-06 13:11:14 +0100200#elif CONFIG_SYS_USE_DATAFLASH_CS3
201
202/* bootstrap + u-boot + env + linux in dataflash on CS3 */
Xu, Hong0a614942011-07-31 22:49:00 +0000203#define CONFIG_ENV_IS_IN_DATAFLASH
Nicolas Ferre09e10902008-12-06 13:11:14 +0100204#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS3 + 0x8400)
205#define CONFIG_ENV_OFFSET 0x4200
206#define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS3 + CONFIG_ENV_OFFSET)
207#define CONFIG_ENV_SIZE 0x4200
208#define CONFIG_BOOTCOMMAND "cp.b 0xD0042000 0x22000000 0x210000; bootm"
209#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
210 "root=/dev/mtdblock0 " \
Albin Tonnerreeaa6db22009-07-22 18:30:03 +0200211 "mtdparts=atmel_nand:-(root) " \
Nicolas Ferre09e10902008-12-06 13:11:14 +0100212 "rw rootfstype=jffs2"
213
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200214#else /* CONFIG_SYS_USE_NANDFLASH */
Stelian Pop61e69d72008-05-08 20:52:22 +0200215
216/* bootstrap + u-boot + env + linux in nandflash */
Xu, Hong0a614942011-07-31 22:49:00 +0000217#define CONFIG_ENV_IS_IN_NAND
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200218#define CONFIG_ENV_OFFSET 0x60000
219#define CONFIG_ENV_OFFSET_REDUND 0x80000
220#define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
Stelian Pop61e69d72008-05-08 20:52:22 +0200221#define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm"
222#define CONFIG_BOOTARGS "console=ttyS0,115200 " \
223 "root=/dev/mtdblock5 " \
Albin Tonnerreeaa6db22009-07-22 18:30:03 +0200224 "mtdparts=atmel_nand:128k(bootstrap)ro," \
Stelian Pop61e69d72008-05-08 20:52:22 +0200225 "256k(uboot)ro,128k(env1)ro," \
226 "128k(env2)ro,2M(linux),-(root) " \
227 "rw rootfstype=jffs2"
228
229#endif
230
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200231#define CONFIG_SYS_PROMPT "U-Boot> "
232#define CONFIG_SYS_CBSIZE 256
233#define CONFIG_SYS_MAXARGS 16
234#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
Xu, Hong0a614942011-07-31 22:49:00 +0000235#define CONFIG_SYS_LONGHELP
236#define CONFIG_CMDLINE_EDITING
Stelian Pop61e69d72008-05-08 20:52:22 +0200237
Stelian Pop61e69d72008-05-08 20:52:22 +0200238/*
239 * Size of malloc() pool
240 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200241#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024, 0x1000)
Stelian Pop61e69d72008-05-08 20:52:22 +0200242
Xu, Hong0a614942011-07-31 22:49:00 +0000243#define CONFIG_STACKSIZE (32*1024) /* regular stack */
Stelian Pop61e69d72008-05-08 20:52:22 +0200244
245#ifdef CONFIG_USE_IRQ
246#error CONFIG_USE_IRQ not supported
247#endif
248
249#endif