blob: 40e735101b82edd338d0372f34ad0703da31e362 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Pali Rohár248ef0a2012-10-29 07:54:01 +00002/*
3 * (C) Copyright 2011-2012
4 * Pali Rohár <pali.rohar@gmail.com>
5 *
6 * (C) Copyright 2010
7 * Alistair Buxton <a.j.buxton@gmail.com>
8 *
9 * Derived from Beagle Board code:
10 * (C) Copyright 2006-2008
11 * Texas Instruments.
12 * Richard Woodruff <r-woodruff2@ti.com>
13 * Syed Mohammed Khasim <x0khasim@ti.com>
14 *
15 * Configuration settings for the Nokia RX-51 aka N900.
Pali Rohár248ef0a2012-10-29 07:54:01 +000016 */
17
18#ifndef __CONFIG_H
19#define __CONFIG_H
20
21/*
22 * High Level Configuration Options
23 */
Pali Rohár248ef0a2012-10-29 07:54:01 +000024#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
25
26#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
27
28/*
29 * Nokia X-Loader loading secondary image to address 0x80400000
30 * NOLO loading boot image to random place, so it doesn't really
31 * matter what we set this to. We have to copy u-boot to this address
32 */
Pali Rohár248ef0a2012-10-29 07:54:01 +000033
Pali Rohár248ef0a2012-10-29 07:54:01 +000034#include <asm/arch/cpu.h> /* get chip and board defs */
Nishanth Menonfa96c962015-03-09 17:12:04 -050035#include <asm/arch/omap.h>
Pali Rohár248ef0a2012-10-29 07:54:01 +000036#include <asm/arch/mem.h>
37#include <linux/stringify.h>
38
Pali Rohár248ef0a2012-10-29 07:54:01 +000039/* Clock Defines */
40#define V_OSCK 26000000 /* Clock output from T2 */
41#define V_SCLK (V_OSCK >> 1)
42
Pali Rohár248ef0a2012-10-29 07:54:01 +000043#define CONFIG_MISC_INIT_R
44#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
45
46#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
47#define CONFIG_INITRD_TAG /* enable passing initrd */
48#define CONFIG_REVISION_TAG /* enable passing revision tag*/
49#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
50
51/*
52 * Size of malloc() pool
53 */
54#define CONFIG_ENV_SIZE (128 << 10)
55#define CONFIG_UBI_SIZE (512 << 10)
56#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
57 (128 << 10))
58
59/*
60 * Hardware drivers
61 */
62
63/*
64 * NS16550 Configuration
65 */
66#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
67
Pali Rohár248ef0a2012-10-29 07:54:01 +000068#define CONFIG_SYS_NS16550_SERIAL
69#define CONFIG_SYS_NS16550_REG_SIZE (-4)
70#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
71
72/*
73 * select serial console configuration
74 */
Pali Rohár248ef0a2012-10-29 07:54:01 +000075#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
76#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
77
78/* allow to overwrite serial and ethaddr */
79#define CONFIG_ENV_OVERWRITE
Pali Rohár248ef0a2012-10-29 07:54:01 +000080#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
Pali Rohár248ef0a2012-10-29 07:54:01 +000081
Pali Rohár248ef0a2012-10-29 07:54:01 +000082/* USB device configuration */
83#define CONFIG_USB_DEVICE
84#define CONFIG_USBD_VENDORID 0x0421
85#define CONFIG_USBD_PRODUCTID 0x01c8
86#define CONFIG_USBD_MANUFACTURER "Nokia"
87#define CONFIG_USBD_PRODUCT_NAME "N900"
88
Pali Rohár248ef0a2012-10-29 07:54:01 +000089/* commands to include */
Pali Rohár248ef0a2012-10-29 07:54:01 +000090
Heiko Schocherf53f2b82013-10-22 11:03:18 +020091#define CONFIG_SYS_I2C
Pali Rohár248ef0a2012-10-29 07:54:01 +000092
93/*
94 * TWL4030
95 */
Pali Rohár248ef0a2012-10-29 07:54:01 +000096#define CONFIG_TWL4030_LED
97#define CONFIG_TWL4030_KEYPAD
98
Pali Rohár248ef0a2012-10-29 07:54:01 +000099#define GPIO_SLIDE 71
100
101/*
102 * Board ONENAND Info.
103 */
104
105#define PART1_NAME "bootloader"
106#define PART1_SIZE 128
107#define PART1_MULL 1024
108#define PART1_SUFF "k"
109#define PART1_OFFS 0x00000000
110#define PART1_MASK 0x00000003
111
112#define PART2_NAME "config"
113#define PART2_SIZE 384
114#define PART2_MULL 1024
115#define PART2_SUFF "k"
116#define PART2_OFFS 0x00020000
117#define PART2_MASK 0x00000000
118
119#define PART3_NAME "log"
120#define PART3_SIZE 256
121#define PART3_MULL 1024
122#define PART3_SUFF "k"
123#define PART3_OFFS 0x00080000
124#define PART3_MASK 0x00000000
125
126#define PART4_NAME "kernel"
127#define PART4_SIZE 2
128#define PART4_MULL 1024*1024
129#define PART4_SUFF "m"
130#define PART4_OFFS 0x000c0000
131#define PART4_MASK 0x00000000
132
133#define PART5_NAME "initfs"
134#define PART5_SIZE 2
135#define PART5_MULL 1024*1024
136#define PART5_SUFF "m"
137#define PART5_OFFS 0x002c0000
138#define PART5_MASK 0x00000000
139
140#define PART6_NAME "rootfs"
141#define PART6_SIZE 257280
142#define PART6_MULL 1024
143#define PART6_SUFF "k"
144#define PART6_OFFS 0x004c0000
145#define PART6_MASK 0x00000000
146
147#ifdef ONENAND_SUPPORT
148
Pali Rohár248ef0a2012-10-29 07:54:01 +0000149#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
Pali Rohár248ef0a2012-10-29 07:54:01 +0000150
Pali Rohár248ef0a2012-10-29 07:54:01 +0000151#endif
152
153/* Watchdog support */
154#define CONFIG_HW_WATCHDOG
155
156/*
157 * Framebuffer
158 */
159/* Video console */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000160#define CONFIG_VIDEO_LOGO
161#define VIDEO_FB_16BPP_PIXEL_SWAP
162#define VIDEO_FB_16BPP_WORD_SWAP
Pali Rohár248ef0a2012-10-29 07:54:01 +0000163#define CONFIG_SPLASH_SCREEN
164
165/* functions for cfb_console */
166#define VIDEO_KBD_INIT_FCT rx51_kp_init()
167#define VIDEO_TSTC_FCT rx51_kp_tstc
168#define VIDEO_GETC_FCT rx51_kp_getc
169#ifndef __ASSEMBLY__
Simon Glass0d1e1f72014-07-23 06:54:59 -0600170struct stdio_dev;
Pali Rohár248ef0a2012-10-29 07:54:01 +0000171int rx51_kp_init(void);
Simon Glass0d1e1f72014-07-23 06:54:59 -0600172int rx51_kp_tstc(struct stdio_dev *sdev);
173int rx51_kp_getc(struct stdio_dev *sdev);
Pali Rohár248ef0a2012-10-29 07:54:01 +0000174#endif
175
Pali Rohár248ef0a2012-10-29 07:54:01 +0000176/* Environment information */
Tom Rini5ad8e112017-10-22 17:55:07 -0400177#ifdef CONFIG_MTDPARTS_DEFAULT
178#define MTDPARTS "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
179#else
180#define MTDPARTS
181#endif
Pali Rohár248ef0a2012-10-29 07:54:01 +0000182#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rini5ad8e112017-10-22 17:55:07 -0400183 MTDPARTS \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000184 "usbtty=cdc_acm\0" \
185 "stdin=vga\0" \
186 "stdout=vga\0" \
187 "stderr=vga\0" \
188 "setcon=setenv stdin ${con};" \
189 "setenv stdout ${con};" \
190 "setenv stderr ${con}\0" \
191 "sercon=setenv con serial; run setcon\0" \
192 "usbcon=setenv con usbtty; run setcon\0" \
193 "vgacon=setenv con vga; run setcon\0" \
194 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
195 "switchmmc=mmc dev ${mmcnum}\0" \
196 "kernaddr=0x82008000\0" \
197 "initrdaddr=0x84008000\0" \
198 "scriptaddr=0x86008000\0" \
199 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
200 "${loadaddr} ${mmcfile}\0" \
201 "kernload=setenv loadaddr ${kernaddr};" \
202 "setenv mmcfile ${mmckernfile};" \
203 "run fileload\0" \
204 "initrdload=setenv loadaddr ${initrdaddr};" \
205 "setenv mmcfile ${mmcinitrdfile};" \
206 "run fileload\0" \
207 "scriptload=setenv loadaddr ${scriptaddr};" \
208 "setenv mmcfile ${mmcscriptfile};" \
209 "run fileload\0" \
210 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
211 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
212 "kernboot=echo Booting ${mmckernfile} from mmc " \
213 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
214 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
215 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
216 "attachboot=echo Booting attached kernel image ...;" \
217 "setenv setup_omap_atag 1;" \
218 "bootm ${attkernaddr};" \
219 "setenv setup_omap_atag\0" \
220 "trymmcscriptboot=if run switchmmc; then " \
221 "if run scriptload; then " \
222 "run scriptboot;" \
223 "fi;" \
224 "fi\0" \
225 "trymmckernboot=if run switchmmc; then " \
226 "if run kernload; then " \
227 "run kernboot;" \
228 "fi;" \
229 "fi\0" \
230 "trymmckerninitrdboot=if run switchmmc; then " \
231 "if run initrdload; then " \
232 "if run kernload; then " \
233 "run kerninitrdboot;" \
234 "fi;" \
235 "fi; " \
236 "fi\0" \
237 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
238 "setenv mmckernfile uImage; run trymmckernboot\0" \
239 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
240 "setenv mmcpart 2; run trymmcpartboot;" \
241 "setenv mmcpart 3; run trymmcpartboot;" \
242 "setenv mmcpart 4; run trymmcpartboot\0" \
243 "trymmcboot=if run switchmmc; then " \
244 "setenv mmctype fat;" \
245 "run trymmcallpartboot;" \
246 "setenv mmctype ext2;" \
247 "run trymmcallpartboot;" \
248 "setenv mmctype ext4;" \
249 "run trymmcallpartboot;" \
250 "fi\0" \
251 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
252 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000253 "menucmd=bootmenu\0" \
254 "bootmenu_0=Attached kernel=run attachboot\0" \
255 "bootmenu_1=Internal eMMC=run emmcboot\0" \
256 "bootmenu_2=External SD card=run sdboot\0" \
257 "bootmenu_3=U-Boot boot order=boot\0" \
258 "bootmenu_delay=30\0" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000259 ""
260
261#define CONFIG_PREBOOT \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000262 "setenv mmcnum 1; setenv mmcpart 1;" \
263 "setenv mmcscriptfile bootmenu.scr;" \
264 "if run switchmmc; then " \
265 "setenv mmcdone true;" \
266 "setenv mmctype fat;" \
267 "if run scriptload; then true; else " \
268 "setenv mmctype ext2;" \
269 "if run scriptload; then true; else " \
270 "setenv mmctype ext4;" \
271 "if run scriptload; then true; else " \
272 "setenv mmcdone false;" \
273 "fi;" \
274 "fi;" \
275 "fi;" \
276 "if ${mmcdone}; then " \
277 "run scriptboot;" \
278 "fi;" \
279 "fi;" \
280 "if run slide; then true; else " \
281 "setenv bootmenu_delay 0;" \
282 "setenv bootdelay 0;" \
283 "fi"
284
285#define CONFIG_POSTBOOTMENU \
286 "echo;" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000287 "echo Extra commands:;" \
288 "echo run sercon - Use serial port for control.;" \
289 "echo run usbcon - Use usbtty for control.;" \
290 "echo run vgacon - Use framebuffer/keyboard.;" \
291 "echo run sdboot - Boot from SD card slot.;" \
292 "echo run emmcboot - Boot internal eMMC memory.;" \
293 "echo run attachboot - Boot attached kernel image.;" \
294 "echo"
295
296#define CONFIG_BOOTCOMMAND \
297 "run sdboot;" \
298 "run emmcboot;" \
299 "run attachboot;" \
300 "echo"
301
Pali Rohár13eb3e42013-03-07 05:15:19 +0000302#define CONFIG_MENU_SHOW
303
Pali Rohár248ef0a2012-10-29 07:54:01 +0000304/*
305 * Miscellaneous configurable options
306 */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000307
308#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
309#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
310
311/* default load address */
312#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
313
314/*
315 * OMAP3 has 12 GP timers, they can be driven by the system clock
316 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
317 * This rate is divided by a local divisor.
318 */
319#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
320#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000321
322/*
Pali Rohár248ef0a2012-10-29 07:54:01 +0000323 * Physical Memory Map
324 */
325#define CONFIG_NR_DRAM_BANKS 2
326#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
327
328/*
329 * FLASH and environment organization
330 */
331
Pali Rohár248ef0a2012-10-29 07:54:01 +0000332#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
333#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
334#define CONFIG_SYS_INIT_RAM_SIZE 0x800
335#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
336 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
337
338/*
339 * Attached kernel image
340 */
341
342#define SDRAM_SIZE 0x10000000 /* 256 MB */
343#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
344
345#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
346#define KERNEL_OFFSET 0x40000 /* 256 kB */
347#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
348#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
349
350/* Reserve protected RAM for attached kernel */
351#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
352
353#endif /* __CONFIG_H */