Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8a157868a5994e6182ccda00f761312e64ea0bf1 / . / configs / ls1046ardb_qspi_defconfig
blob: 45bef3dc65ab473a2728c355a16a9880d930feea [file] [log] [blame]
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1046ARDB=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]4CONFIG_FSL_LS_PPA=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]5CONFIG_QSPI_AHB_INIT=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-rdb"
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]7CONFIG_DISTRO_DEFAULTS=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]8CONFIG_FIT_VERBOSE=y
9CONFIG_OF_BOARD_SETUP=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]10CONFIG_QSPI_BOOT=y
11CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]12CONFIG_USE_BOOTARGS=y
13CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=1550000.quadspi:1m(rcw),15m(u-boot),48m(kernel.itb);7e800000.flash:16m(nand_uboot),48m(nand_kernel),448m(nand_free)"
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]14CONFIG_CMD_GPT=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]15CONFIG_CMD_I2C=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]16CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]17CONFIG_CMD_NAND=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]18CONFIG_CMD_PCI=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]19CONFIG_CMD_SF=y
Qianyu Gong783d9682017-06-15 11:10:08 +0800[diff] [blame]20CONFIG_CMD_USB=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]21CONFIG_CMD_CACHE=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]22CONFIG_MP=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]23CONFIG_MTDPARTS_DEFAULT="mtdparts=1550000.quadspi:1m(rcw),15m(u-boot),48m(kernel.itb);7e800000.flash:16m(nand_uboot),48m(nand_kernel),448m(nand_free)"
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]24CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]25CONFIG_ENV_IS_IN_SPI_FLASH=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]26CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]27CONFIG_FSL_CAAM=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]28CONFIG_FSL_ESDHC=y
Mingkai Hud2396512016-09-07 18:47:28 +0800[diff] [blame]29CONFIG_SPI_FLASH=y
Ashish Kumar3c2065d2018-06-26 14:48:30 +0530[diff] [blame]30# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]31CONFIG_PHYLIB=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]32CONFIG_NETDEVICES=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]33CONFIG_PHY_GIGE=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]34CONFIG_E1000=y
Minghuan Lian4743f412016-12-13 14:54:21 +0800[diff] [blame]35CONFIG_PCI=y
36CONFIG_DM_PCI=y
37CONFIG_DM_PCI_COMPAT=y
38CONFIG_PCIE_LAYERSCAPE=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]39CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]40CONFIG_SPI=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]41CONFIG_DM_SPI=y
42CONFIG_FSL_QSPI=y
Tang Yuantian73259b42017-01-20 17:12:49 +0800[diff] [blame]43CONFIG_USB=y
44CONFIG_DM_USB=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]45CONFIG_USB_XHCI_HCD=y
46CONFIG_USB_XHCI_DWC3=y
47CONFIG_USB_STORAGE=y