Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8a14ac4ca6c50dac8ec10b4943dc5a2451741b38 / . / configs / x530_defconfig
blob: ac418dad1501f765d5a9da5a6bdc66c817475f44 [file] [log] [blame]
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]3CONFIG_ARCH_MVEBU=y
4CONFIG_SYS_TEXT_BASE=0x00800000
5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]7CONFIG_NR_DRAM_BANKS=2
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]8CONFIG_TARGET_X530=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]9CONFIG_ENV_SIZE=0x10000
10CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="armada-385-atl-x530"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x40000030
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]15CONFIG_SPL_SERIAL=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]16CONFIG_SPL=y
Pali Rohár40954732022-05-09 20:17:07 +0200[diff] [blame]17CONFIG_DEBUG_UART_BASE=0xf1012000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]18CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]19CONFIG_SYS_LOAD_ADDR=0x1000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]20CONFIG_ENV_ADDR=0x100000
21CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]22CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
23CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]24CONFIG_FIT=y
25CONFIG_FIT_VERBOSE=y
26CONFIG_SILENT_CONSOLE=y
27CONFIG_SILENT_U_BOOT_ONLY=y
28CONFIG_SILENT_CONSOLE_UPDATE_ON_RELOC=y
Tom Rini36f48792021-10-30 23:03:57 -0400[diff] [blame]29CONFIG_DISPLAY_BOARDINFO_LATE=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]30CONFIG_MISC_INIT_R=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]31CONFIG_SPL_MAX_SIZE=0x22fd0
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]32CONFIG_SPL_BSS_MAX_SIZE=0x4000
Chris Packham17ca1432019-02-18 10:30:54 +1300[diff] [blame]33CONFIG_SPL_BOARD_INIT=y
Tom Rinie7d67a42022-05-20 12:36:05 -0400[diff] [blame]34CONFIG_SPL_SYS_MALLOC_SIMPLE=y
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame^]35# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
36CONFIG_SPL_STACK=0x4002c000
Simon Glass1ba1d4e2021-07-10 21:14:28 -0600[diff] [blame]37CONFIG_SPL_WATCHDOG=y
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]38CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]39CONFIG_SYS_PBSIZE=276
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]40CONFIG_CMD_MEMINFO=y
41# CONFIG_CMD_FLASH is not set
42CONFIG_CMD_GPIO=y
43CONFIG_CMD_I2C=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]44CONFIG_CMD_PCI=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]45CONFIG_CMD_SPI=y
46CONFIG_CMD_USB=y
47# CONFIG_CMD_SETEXPR is not set
48CONFIG_CMD_DHCP=y
49CONFIG_CMD_TFTPPUT=y
50CONFIG_CMD_MII=y
51CONFIG_CMD_PING=y
52CONFIG_CMD_CACHE=y
53CONFIG_CMD_TIME=y
54CONFIG_CMD_EXT2=y
55CONFIG_CMD_EXT4=y
56CONFIG_CMD_FAT=y
57CONFIG_CMD_FS_GENERIC=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]58CONFIG_CMD_MTDPARTS=y
59CONFIG_CMD_UBI=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]60CONFIG_ENV_OVERWRITE=y
Tom Rinia8a77502022-03-11 09:12:01 -0500[diff] [blame]61CONFIG_ARP_TIMEOUT=200
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]62CONFIG_NET_RETRY_COUNT=50
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]63CONFIG_SPL_OF_TRANSLATE=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]64CONFIG_DM_I2C=y
65CONFIG_SYS_I2C_MVTWSI=y
66CONFIG_I2C_MUX=y
67CONFIG_I2C_MUX_PCA954x=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]68# CONFIG_MMC is not set
Miquel Raynal2e35dbb2019-10-03 19:50:05 +0200[diff] [blame]69CONFIG_MTD=y
Miquel Raynald0935362019-10-03 19:50:03 +0200[diff] [blame]70CONFIG_MTD_RAW_NAND=y
Stefan Roese23b37f92019-08-22 12:28:04 +0200[diff] [blame]71CONFIG_SYS_NAND_USE_FLASH_BBT=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]72CONFIG_NAND_PXA3XX=y
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]73CONFIG_SYS_NAND_ONFI_DETECTION=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]74CONFIG_SF_DEFAULT_BUS=1
75CONFIG_SF_DEFAULT_SPEED=50000000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]76CONFIG_SPI_FLASH_MACRONIX=y
77CONFIG_SPI_FLASH_STMICRO=y
78CONFIG_SPI_FLASH_SST=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]79CONFIG_PCI=y
Stefan Roese3179ec62019-01-25 11:52:43 +0100[diff] [blame]80CONFIG_PCI_MVEBU=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]81CONFIG_DM_RTC=y
82CONFIG_RTC_DS1307=y
Tom Rini37576b62020-06-16 19:06:21 -0400[diff] [blame]83CONFIG_SPECIFY_CONSOLE_INDEX=y
Pali Rohár40954732022-05-09 20:17:07 +0200[diff] [blame]84CONFIG_SPL_DEBUG_UART_BASE=0xd0012000
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]85CONFIG_DEBUG_UART_SHIFT=2
86CONFIG_SYS_NS16550=y
87CONFIG_KIRKWOOD_SPI=y
88CONFIG_USB=y
Chris Packhamb55b2c92019-01-10 21:01:00 +1300[diff] [blame]89CONFIG_USB_EHCI_HCD=y
90CONFIG_USB_STORAGE=y
91CONFIG_USB_HOST_ETHER=y
92CONFIG_USB_ETHER_ASIX=y
93CONFIG_USB_ETHER_ASIX88179=y
Chris Packham17ca1432019-02-18 10:30:54 +1300[diff] [blame]94CONFIG_WDT=y
95CONFIG_WDT_ORION=y
Stefan Roese691aa9c2021-05-12 09:18:37 +0200[diff] [blame]96CONFIG_SPL_TINY_MEMSET=y