blob: 715544c31ec00d62e9f18e137374a646e7cac025 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Dirk Eibach762d3df2013-06-26 15:55:17 +02002/*
3 * (C) Copyright 2012
4 * Dirk Eibach, Guntermann & Drunck GmbH, dirk.eibach@gdsys.cc
Dirk Eibach762d3df2013-06-26 15:55:17 +02005 */
6
7/* Parade Technologies Inc. DP501 DisplayPort DVI/HDMI Transmitter */
8
Mario Six78510212019-03-29 10:18:10 +01009#ifdef CONFIG_GDSYS_LEGACY_DRIVERS
10
Dirk Eibach762d3df2013-06-26 15:55:17 +020011#include <asm/io.h>
12#include <errno.h>
13#include <i2c.h>
14
Dirk Eibache9539ed2016-03-16 09:20:11 +010015#define DP501_I2C_ADDR 0x08
16
17#ifdef CONFIG_SYS_DP501_I2C
18int dp501_i2c[] = CONFIG_SYS_DP501_I2C;
19#endif
20
21#ifdef CONFIG_SYS_DP501_BASE
22int dp501_base[] = CONFIG_SYS_DP501_BASE;
23#endif
24
Dirk Eibach762d3df2013-06-26 15:55:17 +020025static void dp501_setbits(u8 addr, u8 reg, u8 mask)
26{
27 u8 val;
28
29 val = i2c_reg_read(addr, reg);
30 setbits_8(&val, mask);
31 i2c_reg_write(addr, reg, val);
32}
33
34static void dp501_clrbits(u8 addr, u8 reg, u8 mask)
35{
36 u8 val;
37
38 val = i2c_reg_read(addr, reg);
39 clrbits_8(&val, mask);
40 i2c_reg_write(addr, reg, val);
41}
42
43static int dp501_detect_cable_adapter(u8 addr)
44{
45 u8 val = i2c_reg_read(addr, 0x00);
46
47 return !(val & 0x04);
48}
49
50static void dp501_link_training(u8 addr)
51{
52 u8 val;
Dirk Eibacha1ea30a2015-10-28 11:46:27 +010053 u8 link_bw;
54 u8 max_lane_cnt;
55 u8 lane_cnt;
Dirk Eibach762d3df2013-06-26 15:55:17 +020056
57 val = i2c_reg_read(addr, 0x51);
Dirk Eibacha1ea30a2015-10-28 11:46:27 +010058 if (val >= 0x0a)
59 link_bw = 0x0a;
60 else
61 link_bw = 0x06;
62 if (link_bw != val)
63 printf("DP sink supports %d Mbps link rate, set to %d Mbps\n",
64 val * 270, link_bw * 270);
65 i2c_reg_write(addr, 0x5d, link_bw); /* set link_bw */
Dirk Eibach762d3df2013-06-26 15:55:17 +020066 val = i2c_reg_read(addr, 0x52);
Dirk Eibacha1ea30a2015-10-28 11:46:27 +010067 max_lane_cnt = val & 0x1f;
68 if (max_lane_cnt >= 4)
69 lane_cnt = 4;
70 else
71 lane_cnt = max_lane_cnt;
72 if (lane_cnt != max_lane_cnt)
73 printf("DP sink supports %d lanes, set to %d lanes\n",
74 max_lane_cnt, lane_cnt);
75 i2c_reg_write(addr, 0x5e, lane_cnt | (val & 0x80)); /* set lane_cnt */
Dirk Eibach762d3df2013-06-26 15:55:17 +020076 val = i2c_reg_read(addr, 0x53);
77 i2c_reg_write(addr, 0x5c, val); /* set downspread_ctl */
78
79 i2c_reg_write(addr, 0x5f, 0x0d); /* start training */
80}
81
82void dp501_powerup(u8 addr)
83{
84 dp501_clrbits(addr, 0x0a, 0x30); /* power on encoder */
Dirk Eibach9a5ee722014-07-03 09:28:21 +020085 dp501_setbits(addr, 0x0a, 0x0e); /* block HDCP and MCCS on I2C bride*/
Dirk Eibach762d3df2013-06-26 15:55:17 +020086 i2c_reg_write(addr, 0x27, 0x30); /* Hardware auto detect DVO timing */
87 dp501_setbits(addr, 0x72, 0x80); /* DPCD read enable */
88 dp501_setbits(addr, 0x30, 0x20); /* RS polynomial select */
89 i2c_reg_write(addr, 0x71, 0x20); /* Enable Aux burst write */
90 dp501_setbits(addr, 0x78, 0x30); /* Disable HPD2 IRQ */
91 dp501_clrbits(addr, 0x2f, 0x40); /* Link FIFO reset selection */
Dirk Eibachf5e157c2014-07-03 09:28:23 +020092 dp501_clrbits(addr, 0x60, 0x20); /* Enable scrambling */
Dirk Eibach4a3eae12014-07-03 09:28:17 +020093
94#ifdef CONFIG_SYS_DP501_VCAPCTRL0
95 i2c_reg_write(addr, 0x24, CONFIG_SYS_DP501_VCAPCTRL0);
96#else
Dirk Eibach762d3df2013-06-26 15:55:17 +020097 i2c_reg_write(addr, 0x24, 0xc0); /* SDR mode 0, ext. H/VSYNC */
Dirk Eibach4a3eae12014-07-03 09:28:17 +020098#endif
99
100#ifdef CONFIG_SYS_DP501_DIFFERENTIAL
101 i2c_reg_write(addr + 2, 0x24, 0x10); /* clock input differential */
102 i2c_reg_write(addr + 2, 0x25, 0x04);
103 i2c_reg_write(addr + 2, 0x26, 0x10);
104#else
Dirk Eibach762d3df2013-06-26 15:55:17 +0200105 i2c_reg_write(addr + 2, 0x24, 0x02); /* clock input single ended */
Dirk Eibach4a3eae12014-07-03 09:28:17 +0200106#endif
107
Dirk Eibach05fd4e12015-10-28 11:46:25 +0100108 i2c_reg_write(addr + 2, 0x1a, 0x04); /* SPDIF input method TTL */
109
Dirk Eibach4a3eae12014-07-03 09:28:17 +0200110 i2c_reg_write(addr + 2, 0x00, 0x18); /* driving strength */
111 i2c_reg_write(addr + 2, 0x03, 0x06); /* driving strength */
112 i2c_reg_write(addr, 0x2c, 0x00); /* configure N value */
113 i2c_reg_write(addr, 0x2d, 0x00); /* configure N value */
114 i2c_reg_write(addr, 0x2e, 0x0c); /* configure N value */
115 i2c_reg_write(addr, 0x76, 0xff); /* clear all interrupt */
116 dp501_setbits(addr, 0x78, 0x03); /* clear all interrupt */
117 i2c_reg_write(addr, 0x75, 0xf8); /* aux channel reset */
118 i2c_reg_write(addr, 0x75, 0x00); /* clear aux channel reset */
Dirk Eibach8b0e98e2015-10-28 11:46:26 +0100119 i2c_reg_write(addr, 0x87, 0x7f); /* set retry counter as 7
120 retry interval 400us */
Dirk Eibach762d3df2013-06-26 15:55:17 +0200121
122 if (dp501_detect_cable_adapter(addr)) {
123 printf("DVI/HDMI cable adapter detected\n");
124 i2c_reg_write(addr, 0x5e, 0x04); /* enable 4 channel */
125 dp501_clrbits(addr, 0x00, 0x08); /* DVI/HDMI HDCP operation */
126 } else {
127 printf("no DVI/HDMI cable adapter detected\n");
Dirk Eibach762d3df2013-06-26 15:55:17 +0200128 dp501_setbits(addr, 0x00, 0x08); /* for DP HDCP operation */
129
130 dp501_link_training(addr);
131 }
132}
133
134void dp501_powerdown(u8 addr)
135{
136 dp501_setbits(addr, 0x0a, 0x30); /* power down encoder, standby mode */
137}
Dirk Eibache9539ed2016-03-16 09:20:11 +0100138
Dirk Eibache9539ed2016-03-16 09:20:11 +0100139int dp501_probe(unsigned screen, bool power)
140{
141#ifdef CONFIG_SYS_DP501_BASE
142 uint8_t dp501_addr = dp501_base[screen];
143#else
144 uint8_t dp501_addr = DP501_I2C_ADDR;
145#endif
146
147#ifdef CONFIG_SYS_DP501_I2C
148 i2c_set_bus_num(dp501_i2c[screen]);
149#endif
150
151 if (i2c_probe(dp501_addr))
152 return -1;
153
154 dp501_powerup(dp501_addr);
155
156 return 0;
157}
Mario Six78510212019-03-29 10:18:10 +0100158
159#endif /* CONFIG_GDSYS_LEGACY_DRIVERS */