Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 88bb59e84afe6b0e923322168a433303f0047d54 / . / configs / at91sam9rlek_nandflash_defconfig
blob: 1bcdab8e5aa9365b8f359e0c77632ad50a4576eb [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
Masahiro Yamadaaf908ee2015-02-20 17:04:01 +0900[diff] [blame]4CONFIG_ARCH_AT91=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]5CONFIG_TEXT_BASE=0x21F00000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]6CONFIG_SYS_MALLOC_LEN=0x80000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]7CONFIG_TARGET_AT91SAM9RLEK=y
Tom Rini201e75e2022-03-11 23:07:36 -0500[diff] [blame]8CONFIG_ATMEL_LEGACY=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]10CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]11CONFIG_DEFAULT_DEVICE_TREE="at91sam9rlek"
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0x22000000
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_DEBUG_UART_BASE=0xfffff200
14CONFIG_DEBUG_UART_CLOCK=100000000
Tom Rini7c027e02022-06-20 08:13:12 -0400[diff] [blame]15CONFIG_DEBUG_UART_BOARD_INIT=y
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]16CONFIG_ENV_OFFSET_REDUND=0x100000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]17CONFIG_DEBUG_UART=y
Tom Rini9ec25872022-03-24 17:18:03 -0400[diff] [blame]18CONFIG_NAND_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]19CONFIG_BOOTDELAY=3
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]20CONFIG_USE_BOOTARGS=y
21CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro,256K(env),256k(env_redundant),256k(spare),512k(dtb),6M(kernel)ro,-(rootfs) rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]22CONFIG_USE_BOOTCOMMAND=y
23CONFIG_BOOTCOMMAND="nand read 0x22000000 0x200000 0x600000; nand read 0x21000000 0x180000 0x80000; bootz 0x22000000 - 0x21000000"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]24CONFIG_SYS_CBSIZE=256
25CONFIG_SYS_PBSIZE=281
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]26CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]27# CONFIG_DISPLAY_BOARDINFO is not set
Wu, Josha9b5d1a2015-02-03 18:19:05 +0800[diff] [blame]28CONFIG_HUSH_PARSER=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]29CONFIG_SYS_PROMPT="U-Boot> "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]30# CONFIG_CMD_BDI is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]31CONFIG_CMD_BOOTZ=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]32# CONFIG_CMD_IMI is not set
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]33# CONFIG_CMD_LOADS is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]34CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]35CONFIG_CMD_NAND=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]36# CONFIG_CMD_SOURCE is not set
37# CONFIG_CMD_SETEXPR is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]38CONFIG_CMD_FAT=y
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]39CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]40CONFIG_ENV_IS_IN_NAND=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]41CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]42CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Michal Simek2f785a12018-02-26 16:01:02 +0100[diff] [blame]43# CONFIG_NET is not set
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]44CONFIG_CLK=y
45CONFIG_CLK_AT91=y
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]46CONFIG_AT91_GPIO=y
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]47CONFIG_GENERIC_ATMEL_MCI=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]48CONFIG_MTD=y
Adam Ford9c519182018-07-08 08:11:07 -0500[diff] [blame]49CONFIG_NAND_ATMEL=y
Wenyou.Yang@microchip.com5d7fd3e2017-07-21 13:40:10 +0800[diff] [blame]50CONFIG_DM_SPI_FLASH=y
Wenyou.Yang@microchip.com5d7fd3e2017-07-21 13:40:10 +0800[diff] [blame]51CONFIG_SPI_FLASH_ATMEL=y
52CONFIG_SPI_FLASH_DATAFLASH=y
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]53CONFIG_PINCTRL=y
54CONFIG_PINCTRL_AT91=y
55CONFIG_DM_SERIAL=y
Wenyou Yangde5793e2017-04-18 15:28:29 +0800[diff] [blame]56CONFIG_DEBUG_UART_ANNOUNCE=y
Wenyou Yang3cbbeb12017-04-18 15:28:27 +0800[diff] [blame]57CONFIG_ATMEL_USART=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]58CONFIG_SPI=y
Wenyou.Yang@microchip.com5d7fd3e2017-07-21 13:40:10 +0800[diff] [blame]59CONFIG_DM_SPI=y
Wenyou.Yang@microchip.com272167d2017-08-15 17:40:27 +0800[diff] [blame]60CONFIG_TIMER=y
61CONFIG_ATMEL_PIT_TIMER=y