Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 886e55e4c8252156d9552ffa576dd9a1f2742048 / . / include / configs / dra7xx_evm.h
blob: 99be52b28722e6d033dc54b54efbf2b16692c131 [file] [log] [blame]
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]1/*
2 * (C) Copyright 2013
3 * Texas Instruments Incorporated.
4 * Lokesh Vutla <lokeshvutla@ti.com>
5 *
6 * Configuration settings for the TI DRA7XX board.
Enric Balletbò i Serra2785bb72013-12-06 21:30:19 +0100[diff] [blame]7 * See ti_omap5_common.h for omap5 common settings.
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]8 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +0200[diff] [blame]9 * SPDX-License-Identifier: GPL-2.0+
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]10 */
11
12#ifndef __CONFIG_DRA7XX_EVM_H
13#define __CONFIG_DRA7XX_EVM_H
14
Tom Rinib3277f52013-08-09 11:22:18 -0400[diff] [blame]15#define CONFIG_DRA7XX
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]16
Lokesh Vutlaf8c725e2013-08-23 17:27:04 +0530[diff] [blame]17/* MMC ENV related defines */
18#define CONFIG_ENV_IS_IN_MMC
19#define CONFIG_SYS_MMC_ENV_DEV 1 /* SLOT2: eMMC(1) */
Tom Rini886e55e2014-04-03 07:52:52 -0400[diff] [blame^]20#define CONFIG_ENV_SIZE (128 << 10)
Lokesh Vutlaf8c725e2013-08-23 17:27:04 +0530[diff] [blame]21#define CONFIG_ENV_OFFSET 0xE0000
22#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
23#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
24#define CONFIG_CMD_SAVEENV
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]25
Minal Shah01ae8ca2013-10-04 14:52:02 -0400[diff] [blame]26#if (CONFIG_CONS_INDEX == 1)
Tom Rinib3277f52013-08-09 11:22:18 -0400[diff] [blame]27#define CONSOLEDEV "ttyO0"
Minal Shah01ae8ca2013-10-04 14:52:02 -0400[diff] [blame]28#elif (CONFIG_CONS_INDEX == 3)
29#define CONSOLEDEV "ttyO2"
30#endif
31#define CONFIG_SYS_NS16550_COM1 UART1_BASE /* Base EVM has UART0 */
32#define CONFIG_SYS_NS16550_COM2 UART2_BASE /* UART2 */
33#define CONFIG_SYS_NS16550_COM3 UART3_BASE /* UART3 */
Sricharan R9cc5ba02013-05-30 03:19:33 +0000[diff] [blame]34#define CONFIG_BAUDRATE 115200
Lokesh Vutla16523262013-05-30 03:19:38 +0000[diff] [blame]35
36#define CONFIG_SYS_OMAP_ABE_SYSCK
Dan Murphya6f9d152013-06-11 11:22:30 -0500[diff] [blame]37
Tom Rinifce0d592014-01-21 17:15:08 -0500[diff] [blame]38/* Define the default GPT table for eMMC */
39#define PARTS_DEFAULT \
40 "uuid_disk=${uuid_gpt_disk};" \
41 "name=rootfs,start=2MiB,size=-,uuid=${uuid_gpt_rootfs}"
42
Enric Balletbò i Serra2785bb72013-12-06 21:30:19 +0100[diff] [blame]43#include <configs/ti_omap5_common.h>
Dan Murphya6f9d152013-06-11 11:22:30 -0500[diff] [blame]44
Tom Rinifce0d592014-01-21 17:15:08 -0500[diff] [blame]45/* Enhance our eMMC support / experience. */
46#define CONFIG_CMD_GPT
47#define CONFIG_EFI_PARTITION
48#define CONFIG_PARTITION_UUIDS
49#define CONFIG_CMD_PART
50
Mugunthan V N85ae8be2013-07-08 16:04:43 +0530[diff] [blame]51/* CPSW Ethernet */
Tom Rini243df4a2013-08-20 08:53:54 -0400[diff] [blame]52#define CONFIG_CMD_NET /* 'bootp' and 'tftp' */
Mugunthan V N85ae8be2013-07-08 16:04:43 +0530[diff] [blame]53#define CONFIG_CMD_DHCP
Tom Rini243df4a2013-08-20 08:53:54 -0400[diff] [blame]54#define CONFIG_BOOTP_DNS /* Configurable parts of CMD_DHCP */
Mugunthan V N85ae8be2013-07-08 16:04:43 +0530[diff] [blame]55#define CONFIG_BOOTP_DNS2
56#define CONFIG_BOOTP_SEND_HOSTNAME
57#define CONFIG_BOOTP_GATEWAY
58#define CONFIG_BOOTP_SUBNETMASK
Tom Rini243df4a2013-08-20 08:53:54 -0400[diff] [blame]59#define CONFIG_NET_RETRY_COUNT 10
60#define CONFIG_CMD_PING
61#define CONFIG_CMD_MII
62#define CONFIG_DRIVER_TI_CPSW /* Driver for IP block */
63#define CONFIG_MII /* Required in net/eth.c */
64#define CONFIG_PHY_GIGE /* per-board part of CPSW */
Mugunthan V N85ae8be2013-07-08 16:04:43 +0530[diff] [blame]65#define CONFIG_PHYLIB
Mugunthan V N85ae8be2013-07-08 16:04:43 +0530[diff] [blame]66
Matt Porterbb1a8472013-10-07 15:53:03 +0530[diff] [blame]67/* SPI */
68#undef CONFIG_OMAP3_SPI
69#define CONFIG_TI_QSPI
70#define CONFIG_SPI_FLASH
71#define CONFIG_SPI_FLASH_SPANSION
72#define CONFIG_CMD_SF
73#define CONFIG_CMD_SPI
Poddar, Sourav6a62cc62013-11-14 21:01:14 +0530[diff] [blame]74#define CONFIG_SPI_FLASH_BAR
Matt Porterbb1a8472013-10-07 15:53:03 +0530[diff] [blame]75#define CONFIG_TI_SPI_MMAP
76#define CONFIG_SF_DEFAULT_SPEED 48000000
77#define CONFIG_DEFAULT_SPI_MODE SPI_MODE_3
78
79/* SPI SPL */
80#define CONFIG_SPL_SPI_SUPPORT
81#define CONFIG_SPL_SPI_LOAD
82#define CONFIG_SPL_SPI_FLASH_SUPPORT
83#define CONFIG_SPL_SPI_BUS 0
84#define CONFIG_SPL_SPI_CS 0
85#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
86
Tom Rini811d1d32014-02-05 10:24:25 -0500[diff] [blame]87#define CONFIG_SUPPORT_EMMC_BOOT
88
Dan Murphy69521c12013-10-11 12:28:17 -0500[diff] [blame]89/* USB xHCI HOST */
90#define CONFIG_CMD_USB
91#define CONFIG_USB_HOST
92#define CONFIG_USB_XHCI
93#define CONFIG_USB_XHCI_OMAP
94#define CONFIG_USB_STORAGE
95#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
96
97#define CONFIG_OMAP_USB_PHY
98#define CONFIG_OMAP_USB2PHY2_HOST
99
Roger Quadrosf019ee82013-11-11 16:56:44 +0200[diff] [blame]100/* SATA */
101#define CONFIG_BOARD_LATE_INIT
102#define CONFIG_CMD_SCSI
103#define CONFIG_LIBATA
104#define CONFIG_SCSI_AHCI
105#define CONFIG_SCSI_AHCI_PLAT
106#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
107#define CONFIG_SYS_SCSI_MAX_LUN 1
108#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
109 CONFIG_SYS_SCSI_MAX_LUN)
110
Lokesh Vutla3e716e22013-02-17 23:34:35 +0000[diff] [blame]111#endif /* __CONFIG_DRA7XX_EVM_H */