Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8461027aab196b6345e82975c611b91bb28942af / . / configs / helios4_defconfig
blob: c844ce83cca1ff03873a0f50aa1bc33ecb6f40ea [file] [log] [blame]
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]3CONFIG_SYS_THUMB_BUILD=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]4CONFIG_ARCH_MVEBU=y
5CONFIG_SYS_TEXT_BASE=0x00800000
6CONFIG_SPL_LIBCOMMON_SUPPORT=y
7CONFIG_SPL_LIBGENERIC_SUPPORT=y
8CONFIG_SYS_MALLOC_F_LEN=0x2000
9CONFIG_TARGET_HELIOS4=y
Baruch Siachea3d9de2018-06-18 21:56:25 +0300[diff] [blame]10CONFIG_MVEBU_SPL_BOOT_DEVICE_MMC=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]11CONFIG_ENV_SIZE=0x2000
12CONFIG_ENV_OFFSET=0xFE000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_DM_GPIO=y
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x40000030
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]15CONFIG_SPL_SERIAL_SUPPORT=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]16CONFIG_NR_DRAM_BANKS=2
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]17CONFIG_SPL=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]18CONFIG_DEBUG_UART_BASE=0xd0012000
19CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame^]20CONFIG_DEFAULT_DEVICE_TREE="armada-388-helios4"
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]21CONFIG_DEBUG_UART=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]22CONFIG_AHCI=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]23CONFIG_DISTRO_DEFAULTS=y
24CONFIG_BOOTDELAY=3
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]25CONFIG_USE_PREBOOT=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]26CONFIG_SYS_CONSOLE_INFO_QUIET=y
27# CONFIG_DISPLAY_BOARDINFO is not set
28CONFIG_DISPLAY_BOARDINFO_LATE=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]29CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_DATA_PART_OFFSET=0x1
30CONFIG_SPL_I2C_SUPPORT=y
31CONFIG_CMD_TLV_EEPROM=y
32CONFIG_SPL_CMD_TLV_EEPROM=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]33# CONFIG_CMD_FLASH is not set
Aditya Prayoga060ccce2018-12-05 00:57:22 +0800[diff] [blame]34CONFIG_CMD_GPIO=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]35CONFIG_CMD_I2C=y
36CONFIG_CMD_MMC=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]37CONFIG_CMD_PCI=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]38CONFIG_CMD_SPI=y
39CONFIG_CMD_USB=y
40# CONFIG_CMD_SETEXPR is not set
41CONFIG_CMD_TFTPPUT=y
42CONFIG_CMD_CACHE=y
43CONFIG_CMD_TIME=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]44CONFIG_CMD_MVEBU_BUBT=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]45# CONFIG_SPL_PARTITION_UUIDS is not set
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]46CONFIG_NET_RANDOM_ETHADDR=y
47CONFIG_SPL_OF_TRANSLATE=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]48CONFIG_AHCI_MVEBU=y
Aditya Prayoga8ad11ac2018-12-05 00:57:21 +0800[diff] [blame]49CONFIG_DM_PCA953X=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]50CONFIG_DM_I2C=y
Tom Rini929ea652019-01-07 17:46:19 -0500[diff] [blame]51CONFIG_SYS_I2C_MVTWSI=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]52CONFIG_I2C_EEPROM=y
53CONFIG_SPL_I2C_EEPROM=y
Stefan Roesec96cdbe2019-05-20 09:53:31 +0200[diff] [blame]54CONFIG_DM_MMC=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]55CONFIG_SUPPORT_EMMC_BOOT=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]56CONFIG_MMC_SDHCI=y
57CONFIG_MMC_SDHCI_SDMA=y
58CONFIG_MMC_SDHCI_MV=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]59CONFIG_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]60CONFIG_SF_DEFAULT_BUS=1
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]61CONFIG_SPI_FLASH_WINBOND=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]62CONFIG_SPI_FLASH_MTD=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]63CONFIG_PHY_MARVELL=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]64CONFIG_PHY_GIGE=y
65CONFIG_MVNETA=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]66CONFIG_MII=y
Dennis Gilmoref08364f2020-06-27 15:00:16 -0500[diff] [blame]67CONFIG_PCI=y
68CONFIG_PCI_MVEBU=y
Tom Riniecbc80e2018-07-09 15:13:08 -0400[diff] [blame]69CONFIG_SCSI=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]70CONFIG_DEBUG_UART_SHIFT=2
71CONFIG_SYS_NS16550=y
72CONFIG_KIRKWOOD_SPI=y
73CONFIG_USB=y
74CONFIG_DM_USB=y
Dennis Gilmore77c39402018-06-11 19:39:53 -0500[diff] [blame]75CONFIG_USB_XHCI_HCD=y