Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 835647bf52b559805d9a486903a0ae9046c5f614 / . / configs / sama5d2_xplained_qspiflash_defconfig
blob: b2e78c63f602187e185fa854ecd1b45dd0b74888 [file] [log] [blame]
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]3CONFIG_ARCH_CPU_INIT=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]4CONFIG_ARCH_AT91=y
5CONFIG_SYS_TEXT_BASE=0x26f00000
6CONFIG_TARGET_SAMA5D2_XPLAINED=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]7CONFIG_SPL_GPIO=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=1
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_ENV_SECT_SIZE=0x1000
12CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d2_xplained"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x200000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]15CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]16CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]17CONFIG_SPL_DRIVERS_MISC=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]18CONFIG_SPL=y
19CONFIG_DEBUG_UART_BOARD_INIT=y
20CONFIG_DEBUG_UART_BASE=0xf8020000
21CONFIG_DEBUG_UART_CLOCK=83000000
22CONFIG_SPL_FS_FAT=y
23CONFIG_SPL_LIBDISK_SUPPORT=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]24CONFIG_SYS_LOAD_ADDR=0x22000000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]25CONFIG_DEBUG_UART=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]26CONFIG_ENV_VARS_UBOOT_CONFIG=y
27CONFIG_FIT=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]28CONFIG_QSPI_BOOT=y
Tom Rini9ec25872022-03-24 17:18:03 -0400[diff] [blame]29CONFIG_SD_BOOT=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]30CONFIG_BOOTDELAY=3
31CONFIG_USE_BOOTARGS=y
32CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk root=/dev/mmcblk0p1 rw rootwait"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]33CONFIG_USE_BOOTCOMMAND=y
34CONFIG_BOOTCOMMAND="sf probe 1:0; sf read 0x22000000 0x180000 0x80000; sf read 0x23000000 0x200000 0x600000; bootz 0x23000000 - 0x22000000"
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]35# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]36CONFIG_MISC_INIT_R=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]37CONFIG_HUSH_PARSER=y
38CONFIG_CMD_BOOTZ=y
Mihai Sainbb41f992021-09-02 15:21:08 +0300[diff] [blame]39CONFIG_CMD_DM=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]40# CONFIG_CMD_FLASH is not set
Tom Rinib3e3fe42021-12-27 13:53:48 +0000[diff] [blame]41CONFIG_CMD_GPIO=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]42CONFIG_CMD_I2C=y
43# CONFIG_CMD_LOADS is not set
44CONFIG_CMD_MMC=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]45CONFIG_CMD_USB=y
46CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]47CONFIG_BOOTP_BOOTFILESIZE=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]48CONFIG_CMD_PING=y
Eugen Hristev858f8d52021-05-26 16:05:57 +0300[diff] [blame]49CONFIG_CMD_HASH=y
50CONFIG_HASH_VERIFY=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]51CONFIG_CMD_EXT4=y
52CONFIG_CMD_FAT=y
53CONFIG_OF_CONTROL=y
54CONFIG_SPL_OF_CONTROL=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]55CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
56CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]57CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]58CONFIG_DM=y
59CONFIG_SPL_DM=y
60CONFIG_SPL_DM_SEQ_ALIAS=y
61CONFIG_CLK=y
62CONFIG_SPL_CLK=y
63CONFIG_CLK_AT91=y
64CONFIG_AT91_UTMI=y
65CONFIG_AT91_H32MX=y
66CONFIG_AT91_GENERIC_CLK=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]67CONFIG_ATMEL_PIO4=y
68CONFIG_DM_I2C=y
69CONFIG_SYS_I2C_AT91=y
70CONFIG_I2C_EEPROM=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]71CONFIG_MMC_SDHCI=y
72CONFIG_MMC_SDHCI_ATMEL=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]73CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]74CONFIG_DM_SPI_FLASH=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]75CONFIG_SF_DEFAULT_SPEED=30000000
76CONFIG_SPI_FLASH_ATMEL=y
77CONFIG_SPI_FLASH_MACRONIX=y
78CONFIG_SPI_FLASH_SPANSION=y
79CONFIG_SPI_FLASH_STMICRO=y
80CONFIG_SPI_FLASH_SST=y
81CONFIG_DM_ETH=y
82CONFIG_MACB=y
83CONFIG_PINCTRL=y
84CONFIG_SPL_PINCTRL=y
85CONFIG_PINCTRL_AT91PIO4=y
86CONFIG_DM_SERIAL=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]87CONFIG_DEBUG_UART_ANNOUNCE=y
88CONFIG_ATMEL_USART=y
89CONFIG_SPI=y
90CONFIG_DM_SPI=y
91CONFIG_ATMEL_QSPI=y
92CONFIG_TIMER=y
93CONFIG_SPL_TIMER=y
Clément Légerf26721b2022-03-31 10:55:10 +0200[diff] [blame]94CONFIG_ATMEL_TCB_TIMER=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]95CONFIG_USB=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]96CONFIG_USB_EHCI_HCD=y
97CONFIG_USB_STORAGE=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_ATMEL_USBA=y
100CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]101# CONFIG_VIDEO_BPP8 is not set
102# CONFIG_VIDEO_BPP32 is not set
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]103CONFIG_ATMEL_HLCD=y
104CONFIG_W1=y
105CONFIG_W1_GPIO=y
106CONFIG_W1_EEPROM=y
107CONFIG_W1_EEPROM_DS24XXX=y
Tudor Ambarusf48ae102019-06-18 08:52:03 +0000[diff] [blame]108CONFIG_OF_LIBFDT_OVERLAY=y