blob: 088797e4c6ca9d4c39a82cd6067de61c4df911a5 [file] [log] [blame]
Wolfgang Denk52744b42013-07-28 22:12:45 +02001/*
Wolfgang Denk815c9672013-09-17 11:24:06 +02002 * SPDX-License-Identifier: GPL-2.0 IBM-pibs
Wolfgang Denk52744b42013-07-28 22:12:45 +02003 *
4 * Additions (C) Copyright 2009 Industrie Dial Face S.p.A.
5 */
wdenk214ec6b2001-10-08 19:18:17 +00006/*----------------------------------------------------------------------------+
7|
wdenk5256def2003-09-18 10:45:21 +00008| File Name: miiphy.h
wdenk214ec6b2001-10-08 19:18:17 +00009|
wdenk5256def2003-09-18 10:45:21 +000010| Function: Include file defining PHY registers.
wdenk214ec6b2001-10-08 19:18:17 +000011|
wdenk5256def2003-09-18 10:45:21 +000012| Author: Mark Wisner
wdenk214ec6b2001-10-08 19:18:17 +000013|
wdenk214ec6b2001-10-08 19:18:17 +000014+----------------------------------------------------------------------------*/
15#ifndef _miiphy_h_
16#define _miiphy_h_
17
Andy Flemingaecf6fc2011-04-08 02:10:27 -050018#include <common.h>
Mike Frysingerd63ee712010-12-23 15:40:12 -050019#include <linux/mii.h>
Andy Flemingaecf6fc2011-04-08 02:10:27 -050020#include <linux/list.h>
Marian Balakowiczaab8c492005-10-28 22:30:33 +020021#include <net.h>
Andy Flemingaecf6fc2011-04-08 02:10:27 -050022#include <phy.h>
23
24struct legacy_mii_dev {
25 int (*read)(const char *devname, unsigned char addr,
Wolfgang Denk934fcb62011-12-07 08:35:14 +010026 unsigned char reg, unsigned short *value);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050027 int (*write)(const char *devname, unsigned char addr,
Wolfgang Denk934fcb62011-12-07 08:35:14 +010028 unsigned char reg, unsigned short value);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050029};
wdenk214ec6b2001-10-08 19:18:17 +000030
Wolfgang Denk934fcb62011-12-07 08:35:14 +010031int miiphy_read(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson81b974b2007-10-31 11:21:29 -050032 unsigned short *value);
Wolfgang Denk934fcb62011-12-07 08:35:14 +010033int miiphy_write(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson81b974b2007-10-31 11:21:29 -050034 unsigned short value);
Andy Flemingaea0c3e2011-04-07 14:38:35 -050035int miiphy_info(const char *devname, unsigned char addr, unsigned int *oui,
Larry Johnson81b974b2007-10-31 11:21:29 -050036 unsigned char *model, unsigned char *rev);
Andy Flemingaea0c3e2011-04-07 14:38:35 -050037int miiphy_reset(const char *devname, unsigned char addr);
38int miiphy_speed(const char *devname, unsigned char addr);
39int miiphy_duplex(const char *devname, unsigned char addr);
40int miiphy_is_1000base_x(const char *devname, unsigned char addr);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#ifdef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
Andy Flemingaea0c3e2011-04-07 14:38:35 -050042int miiphy_link(const char *devname, unsigned char addr);
wdenk49c3f672003-10-08 22:33:00 +000043#endif
wdenk214ec6b2001-10-08 19:18:17 +000044
Andy Flemingaea0c3e2011-04-07 14:38:35 -050045void miiphy_init(void);
Marian Balakowiczcbdd1c82005-11-30 18:06:04 +010046
Andy Flemingaea0c3e2011-04-07 14:38:35 -050047void miiphy_register(const char *devname,
48 int (*read)(const char *devname, unsigned char addr,
Wolfgang Denk934fcb62011-12-07 08:35:14 +010049 unsigned char reg, unsigned short *value),
Andy Flemingaea0c3e2011-04-07 14:38:35 -050050 int (*write)(const char *devname, unsigned char addr,
Wolfgang Denk934fcb62011-12-07 08:35:14 +010051 unsigned char reg, unsigned short value));
Marian Balakowiczaab8c492005-10-28 22:30:33 +020052
Andy Flemingaea0c3e2011-04-07 14:38:35 -050053int miiphy_set_current_dev(const char *devname);
54const char *miiphy_get_current_dev(void);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050055struct mii_dev *mdio_get_current_dev(void);
56struct mii_dev *miiphy_get_dev_by_name(const char *devname);
57struct phy_device *mdio_phydev_for_ethname(const char *devname);
Marian Balakowiczaab8c492005-10-28 22:30:33 +020058
Andy Flemingaea0c3e2011-04-07 14:38:35 -050059void miiphy_listdev(void);
Marian Balakowiczaab8c492005-10-28 22:30:33 +020060
Andy Flemingaecf6fc2011-04-08 02:10:27 -050061struct mii_dev *mdio_alloc(void);
62int mdio_register(struct mii_dev *bus);
63void mdio_list_devices(void);
64
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020065#ifdef CONFIG_BITBANGMII
66
67#define BB_MII_DEVNAME "bb_miiphy"
68
69struct bb_miiphy_bus {
Mike Frysinger6b300dc2011-11-10 14:11:04 +000070 char name[16];
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020071 int (*init)(struct bb_miiphy_bus *bus);
72 int (*mdio_active)(struct bb_miiphy_bus *bus);
73 int (*mdio_tristate)(struct bb_miiphy_bus *bus);
74 int (*set_mdio)(struct bb_miiphy_bus *bus, int v);
75 int (*get_mdio)(struct bb_miiphy_bus *bus, int *v);
76 int (*set_mdc)(struct bb_miiphy_bus *bus, int v);
77 int (*delay)(struct bb_miiphy_bus *bus);
78#ifdef CONFIG_BITBANGMII_MULTI
79 void *priv;
80#endif
81};
82
83extern struct bb_miiphy_bus bb_miiphy_buses[];
84extern int bb_miiphy_buses_num;
Marian Balakowiczaab8c492005-10-28 22:30:33 +020085
Andy Flemingaea0c3e2011-04-07 14:38:35 -050086void bb_miiphy_init(void);
87int bb_miiphy_read(const char *devname, unsigned char addr,
Larry Johnson81b974b2007-10-31 11:21:29 -050088 unsigned char reg, unsigned short *value);
Andy Flemingaea0c3e2011-04-07 14:38:35 -050089int bb_miiphy_write(const char *devname, unsigned char addr,
Larry Johnson81b974b2007-10-31 11:21:29 -050090 unsigned char reg, unsigned short value);
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020091#endif
wdenk214ec6b2001-10-08 19:18:17 +000092
93/* phy seed setup */
wdenk5256def2003-09-18 10:45:21 +000094#define AUTO 99
Larry Johnson81b974b2007-10-31 11:21:29 -050095#define _1000BASET 1000
wdenk5256def2003-09-18 10:45:21 +000096#define _100BASET 100
97#define _10BASET 10
98#define HALF 22
99#define FULL 44
wdenk214ec6b2001-10-08 19:18:17 +0000100
101/* phy register offsets */
Mike Frysingerd63ee712010-12-23 15:40:12 -0500102#define MII_MIPSCR 0x11
wdenk214ec6b2001-10-08 19:18:17 +0000103
Mike Frysingerd63ee712010-12-23 15:40:12 -0500104/* MII_LPA */
Larry Johnson81b974b2007-10-31 11:21:29 -0500105#define PHY_ANLPAR_PSB_802_3 0x0001
106#define PHY_ANLPAR_PSB_802_9 0x0002
wdenk656140b2004-04-25 13:18:40 +0000107
Mike Frysingerd63ee712010-12-23 15:40:12 -0500108/* MII_CTRL1000 masks */
Larry Johnson966a80b2007-11-01 08:46:50 -0500109#define PHY_1000BTCR_1000FD 0x0200
110#define PHY_1000BTCR_1000HD 0x0100
111
Mike Frysingerd63ee712010-12-23 15:40:12 -0500112/* MII_STAT1000 masks */
Larry Johnson81b974b2007-10-31 11:21:29 -0500113#define PHY_1000BTSR_MSCF 0x8000
114#define PHY_1000BTSR_MSCR 0x4000
115#define PHY_1000BTSR_LRS 0x2000
116#define PHY_1000BTSR_RRS 0x1000
117#define PHY_1000BTSR_1000FD 0x0800
118#define PHY_1000BTSR_1000HD 0x0400
wdenked2ac4b2004-03-14 18:23:55 +0000119
Larry Johnson966a80b2007-11-01 08:46:50 -0500120/* phy EXSR */
Mike Frysingerd63ee712010-12-23 15:40:12 -0500121#define ESTATUS_1000XF 0x8000
122#define ESTATUS_1000XH 0x4000
Larry Johnson966a80b2007-11-01 08:46:50 -0500123
wdenk214ec6b2001-10-08 19:18:17 +0000124#endif