blob: b5ccfdcc6d46623147e2aa08613dacf4f6b83455 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Aneesh V00836d42011-09-08 11:05:49 -04002/*
3 * (C) Copyright 2010
4 * Texas Instruments Incorporated.
5 * Aneesh V <aneesh@ti.com>
6 * Steve Sakoman <steve@sakoman.com>
7 *
8 * TI OMAP4 common configuration settings
Aneesh V00836d42011-09-08 11:05:49 -04009 */
10
Enric Balletbò i Serracbf04072013-12-06 21:30:18 +010011#ifndef __CONFIG_TI_OMAP4_COMMON_H
12#define __CONFIG_TI_OMAP4_COMMON_H
Aneesh V00836d42011-09-08 11:05:49 -040013
Lokesh Vutla2b8edea2013-09-03 19:47:18 +053014#ifndef CONFIG_SYS_L2CACHE_OFF
15#define CONFIG_SYS_L2_PL310 1
16#define CONFIG_SYS_PL310_BASE 0x48242000
17#endif
Aneesh V00836d42011-09-08 11:05:49 -040018
19/* Get CPU defs */
20#include <asm/arch/cpu.h>
Sricharan9310ff72011-11-15 09:49:55 -050021#include <asm/arch/omap.h>
Aneesh V00836d42011-09-08 11:05:49 -040022
Lokesh Vutla2b8edea2013-09-03 19:47:18 +053023/* Use General purpose timer 1 */
24#define CONFIG_SYS_TIMERBASE GPT2_BASE
Aneesh V00836d42011-09-08 11:05:49 -040025
26/*
Lokesh Vutla2b8edea2013-09-03 19:47:18 +053027 * For the DDR timing information we can either dynamically determine
28 * the timings to use or use pre-determined timings (based on using the
29 * dynamic method. Default to the static timing infomation.
Aneesh V00836d42011-09-08 11:05:49 -040030 */
Lokesh Vutla2b8edea2013-09-03 19:47:18 +053031#define CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
32#ifndef CONFIG_SYS_EMIF_PRECALCULATED_TIMING_REGS
33#define CONFIG_SYS_AUTOMATIC_SDRAM_DETECTION
34#define CONFIG_SYS_DEFAULT_LPDDR2_TIMINGS
35#endif
36
Nishanth Menonad63dd72015-07-22 18:05:41 -050037#include <configs/ti_armv7_omap.h>
Aneesh V00836d42011-09-08 11:05:49 -040038
39/*
Lokesh Vutla2b8edea2013-09-03 19:47:18 +053040 * Hardware drivers
Aneesh V00836d42011-09-08 11:05:49 -040041 */
Thomas Chou52ac4432015-11-19 21:48:12 +080042#define CONFIG_SYS_NS16550_CLK 48000000
Tom Rini7a9ca3c2015-09-17 16:47:03 -040043#if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_DM_SERIAL)
Aneesh V00836d42011-09-08 11:05:49 -040044#define CONFIG_SYS_NS16550_SERIAL
45#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Aneesh V00836d42011-09-08 11:05:49 -040046#define CONFIG_SYS_NS16550_COM3 UART3_BASE
Tom Rini7a9ca3c2015-09-17 16:47:03 -040047#endif
Aneesh V00836d42011-09-08 11:05:49 -040048
Aneesh V00836d42011-09-08 11:05:49 -040049/* TWL6030 */
Balaji T Kf843d332011-09-08 06:34:57 +000050#ifndef CONFIG_SPL_BUILD
Aneesh V00836d42011-09-08 11:05:49 -040051#define CONFIG_TWL6030_POWER 1
Balaji T Kf843d332011-09-08 06:34:57 +000052#endif
Aneesh V00836d42011-09-08 11:05:49 -040053
Aneesh V00836d42011-09-08 11:05:49 -040054/*
55 * Environment setup
56 */
Tom Rini6975fed2015-12-10 16:46:03 -050057#define BOOTENV_DEV_LEGACY_MMC(devtypeu, devtypel, instance) \
58 "bootcmd_" #devtypel #instance "=" \
59 "setenv mmcdev " #instance"; "\
60 "setenv bootpart " #instance":2 ; "\
61 "run mmcboot\0"
62
63#define BOOTENV_DEV_NAME_LEGACY_MMC(devtypeu, devtypel, instance) \
64 #devtypel #instance " "
65
66#define BOOTENV_DEV_NAME_NAND(devtypeu, devtypel, instance) \
67 #devtypel #instance " "
68
69#define BOOT_TARGET_DEVICES(func) \
70 func(MMC, mmc, 0) \
71 func(LEGACY_MMC, legacy_mmc, 0) \
72 func(MMC, mmc, 1) \
73 func(LEGACY_MMC, legacy_mmc, 1) \
74 func(PXE, pxe, na) \
75 func(DHCP, dhcp, na)
76
Tom Rini6975fed2015-12-10 16:46:03 -050077#include <config_distro_bootcmd.h>
Sekhar Nori0ea56fe2017-04-06 14:52:56 +053078#include <environment/ti/mmc.h>
Tom Rini6975fed2015-12-10 16:46:03 -050079
Aneesh V00836d42011-09-08 11:05:49 -040080#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rini96886f22014-03-28 15:03:29 -040081 DEFAULT_LINUX_BOOT_ENV \
Lokesh Vutlab207c472015-08-28 13:35:07 +053082 DEFAULT_MMC_TI_ARGS \
Lokesh Vutlac2913ac2016-11-29 11:58:00 +053083 DEFAULT_FIT_TI_ARGS \
Aneesh V69a47792011-11-21 23:38:58 +000084 "console=ttyO2,115200n8\0" \
Dan Murphyff302722013-06-06 13:27:06 -050085 "fdtfile=undefined\0" \
SRICHARAN R14a95192013-04-04 23:39:27 +000086 "bootpart=0:2\0" \
87 "bootdir=/boot\0" \
SRICHARAN R31d0c152013-04-04 23:39:47 +000088 "bootfile=zImage\0" \
Aneesh V00836d42011-09-08 11:05:49 -040089 "usbtty=cdc_acm\0" \
90 "vram=16M\0" \
Ash Charles48971ac2014-05-14 08:34:34 -070091 "loaduimage=load mmc ${mmcdev} ${loadaddr} uImage\0" \
Ash Charles48971ac2014-05-14 08:34:34 -070092 "uimageboot=echo Booting from mmc${mmcdev} ...; " \
Lokesh Vutlab207c472015-08-28 13:35:07 +053093 "run args_mmc; " \
Ash Charles48971ac2014-05-14 08:34:34 -070094 "bootm ${loadaddr}\0" \
SRICHARAN R14a95192013-04-04 23:39:27 +000095 "findfdt="\
96 "if test $board_name = sdp4430; then " \
97 "setenv fdtfile omap4-sdp.dtb; fi; " \
98 "if test $board_name = panda; then " \
Dan Murphye44c6d72013-04-18 06:29:53 +000099 "setenv fdtfile omap4-panda.dtb; fi;" \
Dan Murphye56459e2013-06-13 11:21:13 -0500100 "if test $board_name = panda-a4; then " \
101 "setenv fdtfile omap4-panda-a4.dtb; fi;" \
Dan Murphye44c6d72013-04-18 06:29:53 +0000102 "if test $board_name = panda-es; then " \
Dan Murphyff302722013-06-06 13:27:06 -0500103 "setenv fdtfile omap4-panda-es.dtb; fi;" \
Ash Charles48971ac2014-05-14 08:34:34 -0700104 "if test $board_name = duovero; then " \
Ash Charlesaafaa792014-06-06 11:36:50 -0700105 "setenv fdtfile omap4-duovero-parlor.dtb; fi;" \
Dan Murphyff302722013-06-06 13:27:06 -0500106 "if test $fdtfile = undefined; then " \
107 "echo WARNING: Could not determine device tree to use; fi; \0" \
Tom Rini6975fed2015-12-10 16:46:03 -0500108 BOOTENV
Aneesh V00836d42011-09-08 11:05:49 -0400109
Lokesh Vutla64296572013-12-04 12:22:55 +0530110/*
111 * Defines for SPL
112 * It is known that this will break HS devices. Since the current size of
113 * SPL is overlapped with public stack and breaking non HS devices to boot.
114 * So moving TEXT_BASE down to non-HS limit.
115 */
Tom Rinid9f808d2014-04-03 07:52:53 -0400116#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_SDRAM_BASE + \
117 (128 << 20))
Aneesh V00836d42011-09-08 11:05:49 -0400118
Nishanth Menon5c866ff2014-01-07 20:06:56 -0600119#ifdef CONFIG_SPL_BUILD
120/* No need for i2c in SPL mode as we will use SRI2C for PMIC access on OMAP4 */
Nishanth Menon5c866ff2014-01-07 20:06:56 -0600121#endif
122
Enric Balletbò i Serracbf04072013-12-06 21:30:18 +0100123#endif /* __CONFIG_TI_OMAP4_COMMON_H */