blob: 2685a6df4a2f79a73e41a7fcc465a4650bf0df42 [file] [log] [blame]
Manivannan Sadhasivam62cfd302018-06-14 23:38:33 +05301/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2015 Actions Semi Co., Ltd.
4 * Copyright (C) 2018 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
5 *
6 */
7
8#ifndef _DT_BINDINGS_CLOCK_S900_CMU_H_
9#define _DT_BINDINGS_CLOCK_S900_CMU_H_
10
11/* Module Clock ID */
12#define CLOCK_DDRCH1 0
13#define CLOCK_DMAC 1
14#define CLOCK_DDRCH0 2
15#define CLOCK_BROM 3
16#define CLOCK_NANDC0 4
17#define CLOCK_SD0 5
18#define CLOCK_SD1 6
19#define CLOCK_SD2 7
20#define CLOCK_DE 8
21#define CLOCK_LVDS 9
22#define CLOCK_EDP 10
23#define CLOCK_NANDC1 11
24#define CLOCK_DSI 12
25#define CLOCK_CSI0 13
26#define CLOCK_BISP 14
27#define CLOCK_CSI1 15
28#define CLOCK_SD3 16
29#define CLOCK_I2C4 17
30#define CLOCK_GPIO 18
31#define CLOCK_DMM 19
32#define CLOCK_I2STX 20
33#define CLOCK_I2SRX 21
34#define CLOCK_HDMIA 22
35#define CLOCK_SPDIF 23
36#define CLOCK_PCM0 24
37#define CLOCK_VDE 25
38#define CLOCK_VCE 26
39#define CLOCK_HDE 27
40#define CLOCK_SHARESRAM 28
41#define CLOCK_CMU_DDR1 29
42#define CLOCK_GPU3D 30
43#define CLOCK_CMUDDR0 31
44#define CLOCK_SPEED 32
45#define CLOCK_I2C5 33
46#define CLOCK_THERMAL 34
47#define CLOCK_HDMI 35
48#define CLOCK_PWM4 36
49#define CLOCK_PWM5 37
50#define CLOCK_UART0 38
51#define CLOCK_UART1 39
52#define CLOCK_UART2 40
53#define CLOCK_IRC 41
54#define CLOCK_SPI0 42
55#define CLOCK_SPI1 43
56#define CLOCK_SPI2 44
57#define CLOCK_SPI3 45
58#define CLOCK_I2C0 46
59#define CLOCK_I2C1 47
60#define CLOCK_PCM1 48
61#define CLOCK_IMX 49
62#define CLOCK_UART6 50
63#define CLOCK_UART3 51
64#define CLOCK_UART4 52
65#define CLOCK_UART5 53
66#define CLOCK_ETHERNET 54
67#define CLOCK_PWM0 55
68#define CLOCK_PWM1 56
69#define CLOCK_PWM2 57
70#define CLOCK_PWM3 58
71#define CLOCK_TIMER 59
72#define CLOCK_SE 60
73#define CLOCK_HDCP2TX 61
74#define CLOCK_I2C2 62
75#define CLOCK_I2C3 63
76
77#endif